mirror of
https://github.com/RPCS3/llvm-mirror.git
synced 2024-12-11 21:45:16 +00:00
c2c2a10170
Since 32-bit instructions with 32-bit input immediate behavior are used to materialize 16-bit constants in 32-bit registers for 16-bit instructions, determining the legality based on the size is incorrect. Change operands to have the size specified in the type. Also adds a workaround for a disassembler bug that produces an immediate MCOperand for an operand that is supposed to be OPERAND_REGISTER. The assembler appears to accept out of bounds immediates and truncates them, but this seems to be an issue for 32-bit already. llvm-svn: 289306 |
||
|---|---|---|
| .. | ||
| regression | ||
| buffer_wbinv1l_vol_vi.s | ||
| ds-err.s | ||
| ds.s | ||
| exp-err.s | ||
| exp.s | ||
| expressions.s | ||
| flat-scratch.s | ||
| flat.s | ||
| hsa_code_object_isa_noargs.s | ||
| hsa-exp.s | ||
| hsa-text.s | ||
| hsa.s | ||
| labels-branch.s | ||
| lit.local.cfg | ||
| literal16-err.s | ||
| literal16.s | ||
| literals.s | ||
| macro-examples.s | ||
| max-branch-distance.s | ||
| mimg.s | ||
| mubuf.s | ||
| out-of-range-registers.s | ||
| reg-syntax-extra.s | ||
| reloc.s | ||
| smem-err.s | ||
| smem.s | ||
| smrd-err.s | ||
| smrd.s | ||
| sop1-err.s | ||
| sop1.s | ||
| sop2.s | ||
| sopc-err.s | ||
| sopc.s | ||
| sopk-err.s | ||
| sopk.s | ||
| sopp-err.s | ||
| sopp.s | ||
| symbol_special.s | ||
| trap.s | ||
| vop1.s | ||
| vop2-err.s | ||
| vop2.s | ||
| vop3-convert.s | ||
| vop3-errs.s | ||
| vop3-vop1-nosrc.s | ||
| vop3.s | ||
| vop_dpp_expr.s | ||
| vop_dpp.s | ||
| vop_sdwa.s | ||
| vopc-errs.s | ||
| vopc.s | ||