mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-28 23:43:50 +00:00
78 lines
3.2 KiB
C
78 lines
3.2 KiB
C
|
//===-- MipsSEInstrInfo.h - Mips32/64 Instruction Information ---*- C++ -*-===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
// This file contains the Mips32/64 implementation of the TargetInstrInfo class.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#ifndef MIPSSEINSTRUCTIONINFO_H
|
||
|
|
#define MIPSSEINSTRUCTIONINFO_H
|
||
|
|
|
||
|
|
#include "MipsInstrInfo.h"
|
||
|
|
#include "MipsAnalyzeImmediate.h"
|
||
|
|
|
||
|
|
namespace llvm {
|
||
|
|
|
||
|
|
class MipsSEInstrInfo : public MipsInstrInfo {
|
||
|
|
bool IsN64;
|
||
|
|
public:
|
||
|
|
explicit MipsSEInstrInfo(MipsTargetMachine &TM);
|
||
|
|
|
||
|
|
/// isLoadFromStackSlot - If the specified machine instruction is a direct
|
||
|
|
/// load from a stack slot, return the virtual or physical register number of
|
||
|
|
/// the destination along with the FrameIndex of the loaded stack slot. If
|
||
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
||
|
|
/// any side effects other than loading from the stack slot.
|
||
|
|
virtual unsigned isLoadFromStackSlot(const MachineInstr *MI,
|
||
|
|
int &FrameIndex) const;
|
||
|
|
|
||
|
|
/// isStoreToStackSlot - If the specified machine instruction is a direct
|
||
|
|
/// store to a stack slot, return the virtual or physical register number of
|
||
|
|
/// the source reg along with the FrameIndex of the loaded stack slot. If
|
||
|
|
/// not, return 0. This predicate must return 0 if the instruction has
|
||
|
|
/// any side effects other than storing to the stack slot.
|
||
|
|
virtual unsigned isStoreToStackSlot(const MachineInstr *MI,
|
||
|
|
int &FrameIndex) const;
|
||
|
|
|
||
|
|
virtual void copyPhysReg(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MI, DebugLoc DL,
|
||
|
|
unsigned DestReg, unsigned SrcReg,
|
||
|
|
bool KillSrc) const;
|
||
|
|
|
||
|
|
virtual void storeRegToStackSlot(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MBBI,
|
||
|
|
unsigned SrcReg, bool isKill, int FrameIndex,
|
||
|
|
const TargetRegisterClass *RC,
|
||
|
|
const TargetRegisterInfo *TRI) const;
|
||
|
|
|
||
|
|
virtual void loadRegFromStackSlot(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator MBBI,
|
||
|
|
unsigned DestReg, int FrameIndex,
|
||
|
|
const TargetRegisterClass *RC,
|
||
|
|
const TargetRegisterInfo *TRI) const;
|
||
|
|
|
||
|
|
virtual bool expandPostRAPseudo(MachineBasicBlock::iterator MI) const;
|
||
|
|
|
||
|
|
virtual unsigned GetOppositeBranchOpc(unsigned Opc) const;
|
||
|
|
|
||
|
|
private:
|
||
|
|
virtual unsigned GetAnalyzableBrOpc(unsigned Opc) const;
|
||
|
|
|
||
|
|
void ExpandRetRA(MachineBasicBlock &MBB, MachineBasicBlock::iterator I,
|
||
|
|
unsigned Opc) const;
|
||
|
|
void ExpandExtractElementF64(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator I) const;
|
||
|
|
void ExpandBuildPairF64(MachineBasicBlock &MBB,
|
||
|
|
MachineBasicBlock::iterator I) const;
|
||
|
|
};
|
||
|
|
|
||
|
|
}
|
||
|
|
|
||
|
|
#endif
|