mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-15 16:09:57 +00:00
AMDGPU: Fix release build broken by r293551
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@293553 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
868d21a9f9
commit
01e3167e09
@ -144,7 +144,6 @@ bool AMDGPUCallLowering::lowerFormalArguments(MachineIRBuilder &MIRBuilder,
|
||||
Function::const_arg_iterator CurOrigArg = F.arg_begin();
|
||||
const AMDGPUTargetLowering &TLI = *getTLI<AMDGPUTargetLowering>();
|
||||
for (unsigned i = 0; i != NumArgs; ++i, ++CurOrigArg) {
|
||||
CurOrigArg->getType()->dump();
|
||||
MVT ValVT = TLI.getValueType(DL, CurOrigArg->getType()).getSimpleVT();
|
||||
ISD::ArgFlagsTy Flags;
|
||||
Flags.setOrigAlign(DL.getABITypeAlignment(CurOrigArg->getType()));
|
||||
|
@ -45,9 +45,11 @@ AMDGPURegisterBankInfo::AMDGPURegisterBankInfo(const TargetRegisterInfo &TRI)
|
||||
AlreadyInit = true;
|
||||
|
||||
const RegisterBank &RBSGPR = getRegBank(AMDGPU::SGPRRegBankID);
|
||||
(void)RBSGPR;
|
||||
assert(&RBSGPR == &AMDGPU::SGPRRegBank);
|
||||
|
||||
const RegisterBank &RBVGPR = getRegBank(AMDGPU::VGPRRegBankID);
|
||||
(void)RBVGPR;
|
||||
assert(&RBVGPR == &AMDGPU::VGPRRegBank);
|
||||
|
||||
}
|
||||
|
Loading…
Reference in New Issue
Block a user