RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-20 11:08:27 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

The BT64ri8 record in X86Instr64bit.td was missing a REX_W which is required

Browse Source 
for the 64-bit version of the Bit Test instruction.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@104621 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kevin Enderby 2010-05-25 18:16:58 +00:00
parent 61734eb117
commit 04ac770be9
2 changed files with 7 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/X86Instr64bit.td
View File

@ -1313,7 +1313,8 @@ def BT64mr : RI<0xA3, MRMDestMem, (outs), (ins i64mem:$src1, GR64:$src2),
def BT64ri8 : Ii8<0xBA, MRM4r, (outs), (ins GR64:$src1, i64i8imm:$src2), def BT64ri8 : Ii8<0xBA, MRM4r, (outs), (ins GR64:$src1, i64i8imm:$src2),
"bt{q}\t{$src2, $src1|$src1, $src2}", "bt{q}\t{$src2, $src1|$src1, $src2}",
[(set EFLAGS, (X86bt GR64:$src1, i64immSExt8:$src2))]>, TB; [(set EFLAGS, (X86bt GR64:$src1, i64immSExt8:$src2))]>, TB,
REX_W;
// Note that these instructions don't need FastBTMem because that // Note that these instructions don't need FastBTMem because that
// only applies when the other operand is in a register. When it's // only applies when the other operand is in a register. When it's
// an immediate, bt is still fast. // an immediate, bt is still fast.

5
test/MC/AsmParser/X86/x86_64-new-encoder.s
View File

@ -126,3 +126,8 @@ movl 0, %eax // CHECK: movl 0, %eax # encoding: [0x8b,0x04,0x25,A,A,A,A]
// CHECK: jne // CHECK: jne
// CHECK: encoding: [0x75,A] // CHECK: encoding: [0x75,A]
jnz 0 jnz 0
// rdar://8017515
btq $0x01,%rdx
// CHECK: btq $1, %rdx
// CHECK: encoding: [0x48,0x0f,0xba,0xe2,0x01]