mirror of
https://github.com/RPCS3/llvm.git
synced 2025-03-05 09:09:23 +00:00
Spelling fix.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@113978 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
0dd2c93318
commit
064312de86
@ -111,38 +111,38 @@ class InstrItineraryData {
|
||||
public:
|
||||
const InstrStage *Stages; ///< Array of stages selected
|
||||
const unsigned *OperandCycles; ///< Array of operand cycles selected
|
||||
const InstrItinerary *Itineratries; ///< Array of itineraries selected
|
||||
const InstrItinerary *Itineraries; ///< Array of itineraries selected
|
||||
|
||||
/// Ctors.
|
||||
///
|
||||
InstrItineraryData() : Stages(0), OperandCycles(0), Itineratries(0) {}
|
||||
InstrItineraryData() : Stages(0), OperandCycles(0), Itineraries(0) {}
|
||||
InstrItineraryData(const InstrStage *S, const unsigned *OS,
|
||||
const InstrItinerary *I)
|
||||
: Stages(S), OperandCycles(OS), Itineratries(I) {}
|
||||
: Stages(S), OperandCycles(OS), Itineraries(I) {}
|
||||
|
||||
/// isEmpty - Returns true if there are no itineraries.
|
||||
///
|
||||
bool isEmpty() const { return Itineratries == 0; }
|
||||
bool isEmpty() const { return Itineraries == 0; }
|
||||
|
||||
/// isEndMarker - Returns true if the index is for the end marker
|
||||
/// itinerary.
|
||||
///
|
||||
bool isEndMarker(unsigned ItinClassIndx) const {
|
||||
return ((Itineratries[ItinClassIndx].FirstStage == ~0U) &&
|
||||
(Itineratries[ItinClassIndx].LastStage == ~0U));
|
||||
return ((Itineraries[ItinClassIndx].FirstStage == ~0U) &&
|
||||
(Itineraries[ItinClassIndx].LastStage == ~0U));
|
||||
}
|
||||
|
||||
/// beginStage - Return the first stage of the itinerary.
|
||||
///
|
||||
const InstrStage *beginStage(unsigned ItinClassIndx) const {
|
||||
unsigned StageIdx = Itineratries[ItinClassIndx].FirstStage;
|
||||
unsigned StageIdx = Itineraries[ItinClassIndx].FirstStage;
|
||||
return Stages + StageIdx;
|
||||
}
|
||||
|
||||
/// endStage - Return the last+1 stage of the itinerary.
|
||||
///
|
||||
const InstrStage *endStage(unsigned ItinClassIndx) const {
|
||||
unsigned StageIdx = Itineratries[ItinClassIndx].LastStage;
|
||||
unsigned StageIdx = Itineraries[ItinClassIndx].LastStage;
|
||||
return Stages + StageIdx;
|
||||
}
|
||||
|
||||
@ -174,8 +174,8 @@ public:
|
||||
if (isEmpty())
|
||||
return -1;
|
||||
|
||||
unsigned FirstIdx = Itineratries[ItinClassIndx].FirstOperandCycle;
|
||||
unsigned LastIdx = Itineratries[ItinClassIndx].LastOperandCycle;
|
||||
unsigned FirstIdx = Itineraries[ItinClassIndx].FirstOperandCycle;
|
||||
unsigned LastIdx = Itineraries[ItinClassIndx].LastOperandCycle;
|
||||
if ((FirstIdx + OperandIdx) >= LastIdx)
|
||||
return -1;
|
||||
|
||||
@ -187,7 +187,7 @@ public:
|
||||
bool isMicroCoded(unsigned ItinClassIndx) const {
|
||||
if (isEmpty())
|
||||
return false;
|
||||
return Itineratries[ItinClassIndx].NumMicroOps != 1;
|
||||
return Itineraries[ItinClassIndx].NumMicroOps != 1;
|
||||
}
|
||||
};
|
||||
|
||||
|
@ -1453,7 +1453,7 @@ ARMBaseInstrInfo::getNumMicroOps(const MachineInstr *MI,
|
||||
|
||||
const TargetInstrDesc &Desc = MI->getDesc();
|
||||
unsigned Class = Desc.getSchedClass();
|
||||
unsigned UOps = ItinData->Itineratries[Class].NumMicroOps;
|
||||
unsigned UOps = ItinData->Itineraries[Class].NumMicroOps;
|
||||
if (UOps)
|
||||
return UOps;
|
||||
|
||||
|
@ -55,7 +55,7 @@ TargetInstrInfo::getNumMicroOps(const MachineInstr *MI,
|
||||
return 1;
|
||||
|
||||
unsigned Class = MI->getDesc().getSchedClass();
|
||||
unsigned UOps = ItinData->Itineratries[Class].NumMicroOps;
|
||||
unsigned UOps = ItinData->Itineraries[Class].NumMicroOps;
|
||||
if (UOps)
|
||||
return UOps;
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user