RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-22 03:35:35 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity

[RegisterCoalescer] Ensure that both registers have subranges if one does

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@339792 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Krzysztof Parzyszek
2018-08-15 17:04:58 +00:00
parent 6faab4de87
commit 0d5de60cbe
2 changed files with 45 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files
lib/CodeGen/RegisterCoalescer.cpp
+4 -1
View File
@@ -876,10 +876,13 @@ bool RegisterCoalescer::removeCopyByCommutingDef(const CoalescerPair &CP,
// Extend BValNo by merging in IntA live segments of AValNo. Val# definition
// is updated.
BumpPtrAllocator &Allocator = LIS->getVNInfoAllocator();
if (IntB.hasSubRanges()) {
if (IntA.hasSubRanges() || IntB.hasSubRanges()) {
if (!IntA.hasSubRanges()) {
LaneBitmask Mask = MRI->getMaxLaneMaskForVReg(IntA.reg);
IntA.createSubRangeFrom(Allocator, Mask, IntA);
} else if (!IntB.hasSubRanges()) {
LaneBitmask Mask = MRI->getMaxLaneMaskForVReg(IntB.reg);
IntB.createSubRangeFrom(Allocator, Mask, IntB);
}
SlotIndex AIdx = CopyIdx.getRegSlot(true);
for (LiveInterval::SubRange &SA : IntA.subranges()) {
test/CodeGen/SystemZ/subregliveness-04.ll
+41
View File
@@ -0,0 +1,41 @@
; RUN: llc -mtriple=s390x-linux-gnu -mcpu=z13 -disable-early-taildup -disable-cgp -systemz-subreg-liveness < %s | FileCheck %s
; Check for successful compilation.
; CHECK: lhi %r0, -5
target datalayout = "E-m:e-i1:8:16-i8:8:16-i64:64-f128:64-v128:64-a:8:16-n32:64"
target triple = "s390x-ibm-linux"
; Function Attrs: nounwind
define void @main() #0 {
bb:
%tmp = xor i8 0, -5
%tmp1 = sext i8 %tmp to i32
%tmp2 = icmp sgt i8 0, -1
br label %bb3
bb3: ; preds = %bb15, %bb
%tmp4 = phi i64 [ %tmp16, %bb15 ], [ -1, %bb ]
br i1 undef, label %bb14, label %bb5
bb5: ; preds = %bb3
%tmp6 = or i1 %tmp2, false
%tmp7 = select i1 %tmp6, i32 0, i32 undef
%tmp8 = ashr i32 %tmp1, %tmp7
%tmp9 = zext i32 %tmp8 to i64
%tmp10 = shl i64 %tmp9, 48
%tmp11 = ashr exact i64 %tmp10, 48
%tmp12 = and i64 %tmp11, %tmp4
%tmp13 = trunc i64 %tmp12 to i32
store i32 %tmp13, i32* undef, align 4
br label %bb15
bb14: ; preds = %bb3
br label %bb15
bb15: ; preds = %bb14, %bb5
%tmp16 = phi i64 [ %tmp4, %bb14 ], [ %tmp12, %bb5 ]
br label %bb3
}
attributes #0 = { nounwind "correctly-rounded-divide-sqrt-fp-math"="false" "disable-tail-calls"="false" "less-precise-fpmad"="false" "no-frame-pointer-elim"="false" "no-infs-fp-math"="false" "no-jump-tables"="false" "no-nans-fp-math"="false" "no-signed-zeros-fp-math"="false" "no-trapping-math"="false" "stack-protector-buffer-size"="8" "target-cpu"="z13" "target-features"="+transactional-execution,+vector" "unsafe-fp-math"="false" "use-soft-float"="false" }