Move tests to the correct place

Browse Source

test/CodeGen/MIR is for testing the MIR parser/printer. Tests for passes
and targets belong to test/CodeGen/TARGETNAME.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@322925 91177308-0d34-0410-b5e6-96231b3b80d8

...

This commit is contained in:

Matthias Braun

2018-01-19 06:08:15 +00:00

parent 3d7e4a4b98

commit 10c6c76ce2

19 changed files with 0 additions and 0 deletions

Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL

Download Patch File Download Diff File Expand all files Collapse all files

test/CodeGen/MIR/AArch64/spill-fold.mir → test/CodeGen/AArch64/spill-fold.mir

test/CodeGen/MIR/AMDGPU/fold-imm-f16-f32.mir → test/CodeGen/AMDGPU/fold-imm-f16-f32.mir

test/CodeGen/MIR/AMDGPU/fold-multiple.mir → test/CodeGen/AMDGPU/fold-multiple.mir

test/CodeGen/MIR/AMDGPU/memory-legalizer-atomic-insert-end.mir → test/CodeGen/AMDGPU/memory-legalizer-atomic-insert-end.mir

test/CodeGen/MIR/AMDGPU/memory-legalizer-multiple-mem-operands-atomics.mir → test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-atomics.mir

test/CodeGen/MIR/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir → test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-1.mir

test/CodeGen/MIR/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir → test/CodeGen/AMDGPU/memory-legalizer-multiple-mem-operands-nontemporal-2.mir

test/CodeGen/MIR/ARM/PR32721_ifcvt_triangle_unanalyzable.mir → test/CodeGen/ARM/PR32721_ifcvt_triangle_unanalyzable.mir

test/CodeGen/MIR/ARM/ifcvt_canFallThroughTo.mir → test/CodeGen/ARM/ifcvt_canFallThroughTo.mir

test/CodeGen/MIR/ARM/ifcvt_diamond_unanalyzable.mir → test/CodeGen/ARM/ifcvt_diamond_unanalyzable.mir

test/CodeGen/MIR/ARM/ifcvt_forked_diamond_unanalyzable.mir → test/CodeGen/ARM/ifcvt_forked_diamond_unanalyzable.mir

test/CodeGen/MIR/ARM/ifcvt_simple_bad_zero_prob_succ.mir → test/CodeGen/ARM/ifcvt_simple_bad_zero_prob_succ.mir

test/CodeGen/MIR/ARM/ifcvt_simple_unanalyzable.mir → test/CodeGen/ARM/ifcvt_simple_unanalyzable.mir

test/CodeGen/MIR/ARM/ifcvt_triangleWoCvtToNextEdge.mir → test/CodeGen/ARM/ifcvt_triangleWoCvtToNextEdge.mir

test/CodeGen/MIR/X86/dynamic-regmask.ll → test/CodeGen/X86/dynamic-regmask.ll

test/CodeGen/MIR/X86/opt_phis.mir → test/CodeGen/X86/opt_phis.mir

test/CodeGen/MIR/X86/shrink_wrap_dbg_value.mir → test/CodeGen/X86/shrink_wrap_dbg_value.mir

test/CodeGen/MIR/X86/simple-register-allocation-read-undef.mir → test/CodeGen/X86/simple-register-allocation-read-undef.mir

test/CodeGen/MIR/X86/unreachable-mbb-undef-phi.mir → test/CodeGen/X86/unreachable-mbb-undef-phi.mir