mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-30 08:24:12 +00:00
VMOVQQ and VMOVQQQQ are pseudo instructions and not predicable.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105990 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
69ba5c6aa8
commit
14f1d4e74b
@ -759,7 +759,10 @@ ARMBaseInstrInfo::copyRegToReg(MachineBasicBlock &MBB,
|
||||
else
|
||||
return false;
|
||||
|
||||
AddDefaultPred(BuildMI(MBB, I, DL, get(Opc), DestReg).addReg(SrcReg));
|
||||
MachineInstrBuilder MIB = BuildMI(MBB, I, DL, get(Opc), DestReg);
|
||||
MIB.addReg(SrcReg);
|
||||
if (Opc != ARM::VMOVQQ && Opc != ARM::VMOVQQQQ)
|
||||
AddDefaultPred(MIB);
|
||||
}
|
||||
|
||||
return true;
|
||||
|
Loading…
Reference in New Issue
Block a user