RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2026-07-24 12:15:51 -04:00
Code Issues Packages Projects Releases 10 Wiki Activity

AMDGPU/SI: Use .hsatext section instead of .text for HSA

Browse Source 
Reviewers: arsenm, grosbach, rafael

Subscribers: arsenm, llvm-commits

Differential Revision: http://reviews.llvm.org/D12424

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@248619 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard
2015-09-25 21:41:28 +00:00
parent 68f9d1cff2
commit 1566e71dbd
20 changed files with 258 additions and 10 deletions
Download Patch File Download Diff File Expand all files Collapse all files
test/CodeGen/AMDGPU/hsa.ll
+13
View File
@@ -6,6 +6,17 @@
; The SHT_NOTE section contains the output from the .hsa_code_object_*
; directives.
; ELF: Section {
; ELF: Name: .hsatext
; ELF: Type: SHT_PROGBITS (0x1)
; ELF: Flags [ (0xC00007)
; ELF: SHF_ALLOC (0x2)
; ELF: SHF_AMDGPU_HSA_AGENT (0x800000)
; ELF: SHF_AMDGPU_HSA_CODE (0x400000)
; ELF: SHF_EXECINSTR (0x4)
; ELF: SHF_WRITE (0x1)
; ELF: }
; ELF: SHT_NOTE
; ELF: 0000: 04000000 08000000 01000000 414D4400
; ELF: 0010: 01000000 00000000 04000000 1B000000
@@ -17,6 +28,8 @@
; HSA-CI: .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
; HSA-VI: .hsa_code_object_isa 8,0,1,"AMD","AMDGPU"
; HSA: .hsatext
; HSA: {{^}}simple:
; HSA: .amd_kernel_code_t
; HSA: .end_amd_kernel_code_t
test/MC/AMDGPU/hsa-text.s
+34
View File
@@ -0,0 +1,34 @@
// RUN: llvm-mc -triple amdgcn--amdhsa -mcpu=kaveri -show-encoding %s | FileCheck %s --check-prefix=ASM
// RUN: llvm-mc -filetype=obj -triple amdgcn--amdhsa -mcpu=kaveri -show-encoding %s | llvm-readobj -s -sd | FileCheck %s --check-prefix=ELF
// For compatibility reasons we treat convert .text sections to .hsatext
// ELF: Section {
// We want to avoid emitting an empty .text section.
// ELF-NOT: Name: .text
// ELF: Name: .hsatext
// ELF: Type: SHT_PROGBITS (0x1)
// ELF: Flags [ (0xC00007)
// ELF: SHF_ALLOC (0x2)
// ELF: SHF_AMDGPU_HSA_AGENT (0x800000)
// ELF: SHF_AMDGPU_HSA_CODE (0x400000)
// ELF: SHF_EXECINSTR (0x4)
// ELF: SHF_WRITE (0x1)
// ELF: Size: 260
// ELF: }
.hsa_code_object_version 1,0
// ASM: .hsa_code_object_version 1,0
.hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
// ASM: .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
.text
// ASM: .hsatext
.amd_kernel_code_t
.end_amd_kernel_code_t
s_endpgm
test/MC/AMDGPU/hsa.s
+14 -1
View File
@@ -1,6 +1,17 @@
// RUN: llvm-mc -triple amdgcn--amdhsa -mcpu=kaveri -show-encoding %s | FileCheck %s --check-prefix=ASM
// RUN: llvm-mc -filetype=obj -triple amdgcn--amdhsa -mcpu=kaveri -show-encoding %s | llvm-readobj -s -sd | FileCheck %s --check-prefix=ELF
// ELF: Section {
// ELF: Name: .hsatext
// ELF: Type: SHT_PROGBITS (0x1)
// ELF: Flags [ (0xC00007)
// ELF: SHF_ALLOC (0x2)
// ELF: SHF_AMDGPU_HSA_AGENT (0x800000)
// ELF: SHF_AMDGPU_HSA_CODE (0x400000)
// ELF: SHF_EXECINSTR (0x4)
// ELF: SHF_WRITE (0x1)
// ELF: }
// ELF: SHT_NOTE
// ELF: 0000: 04000000 08000000 01000000 414D4400
// ELF: 0010: 01000000 00000000 04000000 1B000000
@@ -14,7 +25,9 @@
.hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
// ASM: .hsa_code_object_isa 7,0,0,"AMD","AMDGPU"
.text
.hsatext
// ASM: .hsatext
amd_kernel_code_t_test_all:
; Test all amd_kernel_code_t members with non-default values.
.amd_kernel_code_t