mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-14 23:48:56 +00:00
[ARM] Emit clrex in the expanded cmpxchg fail block.
ARM counterpart to r248291: In the comparison failure block of a cmpxchg expansion, the initial ldrex/ldxr will not be followed by a matching strex/stxr. On ARM/AArch64, this unnecessarily ties up the execution monitor, which might have a negative performance impact on some uarchs. Instead, release the monitor in the failure block. The clrex instruction was designed for this: use it. Also see ARMARM v8-A B2.10.2: "Exclusive access instructions and Shareable memory locations". Differential Revision: http://reviews.llvm.org/D13033 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@248294 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Ahmed Bougacha
parent
ee629d8395
commit
16a661561f
@ -11614,6 +11614,12 @@ Value *ARMTargetLowering::emitLoadLinked(IRBuilder<> &Builder, Value *Addr,
|
||||
cast<PointerType>(Addr->getType())->getElementType());
|
||||
}
|
||||
|
||||
void ARMTargetLowering::emitAtomicCmpXchgNoStoreLLBalance(
|
||||
IRBuilder<> &Builder) const {
|
||||
Module *M = Builder.GetInsertBlock()->getParent()->getParent();
|
||||
Builder.CreateCall(llvm::Intrinsic::getDeclaration(M, Intrinsic::arm_clrex));
|
||||
}
|
||||
|
||||
Value *ARMTargetLowering::emitStoreConditional(IRBuilder<> &Builder, Value *Val,
|
||||
Value *Addr,
|
||||
AtomicOrdering Ord) const {
|
||||
|
||||
@ -421,6 +421,8 @@ namespace llvm {
|
||||
Value *emitStoreConditional(IRBuilder<> &Builder, Value *Val,
|
||||
Value *Addr, AtomicOrdering Ord) const override;
|
||||
|
||||
void emitAtomicCmpXchgNoStoreLLBalance(IRBuilder<> &Builder) const override;
|
||||
|
||||
Instruction* emitLeadingFence(IRBuilder<> &Builder, AtomicOrdering Ord,
|
||||
bool IsStore, bool IsLoad) const override;
|
||||
Instruction* emitTrailingFence(IRBuilder<> &Builder, AtomicOrdering Ord,
|
||||
|
||||
@ -6,10 +6,12 @@ define i8 @t(i8* %a, i8 %b, i8 %c) nounwind {
|
||||
; ARM-LABEL: t:
|
||||
; ARM: ldrexb
|
||||
; ARM: strexb
|
||||
; ARM: clrex
|
||||
|
||||
; T2-LABEL: t:
|
||||
; T2: ldrexb
|
||||
; T2: strexb
|
||||
; T2: ldrexb
|
||||
; T2: clrex
|
||||
%tmp0 = cmpxchg i8* %a, i8 %b, i8 %c monotonic monotonic
|
||||
%tmp1 = extractvalue { i8, i1 } %tmp0, 0
|
||||
ret i8 %tmp1
|
||||
|
||||
@ -1,8 +1,8 @@
|
||||
; RUN: llc < %s -mtriple=arm-linux-gnueabi -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-ARM
|
||||
; RUN: llc < %s -mtriple=thumb-linux-gnueabi -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-THUMB
|
||||
; RUN: llc < %s -mtriple=arm-linux-gnueabi -asm-verbose=false -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-ARM
|
||||
; RUN: llc < %s -mtriple=thumb-linux-gnueabi -asm-verbose=false -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-THUMB
|
||||
|
||||
; RUN: llc < %s -mtriple=armv7-linux-gnueabi -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-ARMV7
|
||||
; RUN: llc < %s -mtriple=thumbv7-linux-gnueabi -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-THUMBV7
|
||||
; RUN: llc < %s -mtriple=armv7-linux-gnueabi -asm-verbose=false -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-ARMV7
|
||||
; RUN: llc < %s -mtriple=thumbv7-linux-gnueabi -asm-verbose=false -verify-machineinstrs | FileCheck %s -check-prefix=CHECK-THUMBV7
|
||||
|
||||
define zeroext i1 @test_cmpxchg_res_i8(i8* %addr, i8 %desired, i8 zeroext %new) {
|
||||
entry:
|
||||
@ -30,24 +30,39 @@ entry:
|
||||
; CHECK-THUMB: push {[[R2]]}
|
||||
; CHECK-THUMB: pop {r0}
|
||||
|
||||
; CHECK-ARMV7-LABEL: test_cmpxchg_res_i8
|
||||
; CHECK-ARMV7: ldrexb [[R3:r[0-9]+]], [r0]
|
||||
; CHECK-ARMV7: mov [[R1:r[0-9]+]], #0
|
||||
; CHECK-ARMV7: cmp [[R3]], {{r[0-9]+}}
|
||||
; CHECK-ARMV7: bne
|
||||
; CHECK-ARMV7: strexb [[R3]], {{r[0-9]+}}, [{{r[0-9]+}}]
|
||||
; CHECK-ARMV7: mov [[R1]], #1
|
||||
; CHECK-ARMV7: cmp [[R3]], #0
|
||||
; CHECK-ARMV7: bne
|
||||
; CHECK-ARMV7: mov r0, [[R1]]
|
||||
; CHECK-ARMV7-LABEL: test_cmpxchg_res_i8:
|
||||
; CHECK-ARMV7-NEXT: .fnstart
|
||||
; CHECK-ARMV7-NEXT: uxtb [[DESIRED:r[0-9]+]], r1
|
||||
; CHECK-ARMV7-NEXT: [[TRY:.LBB[0-9_]+]]:
|
||||
; CHECK-ARMV7-NEXT: ldrexb [[LD:r[0-9]+]], [r0]
|
||||
; CHECK-ARMV7-NEXT: cmp [[LD]], [[DESIRED]]
|
||||
; CHECK-ARMV7-NEXT: bne [[FAIL:.LBB[0-9_]+]]
|
||||
; CHECK-ARMV7-NEXT: strexb [[SUCCESS:r[0-9]+]], r2, [r0]
|
||||
; CHECK-ARMV7-NEXT: mov [[RES:r[0-9]+]], #1
|
||||
; CHECK-ARMV7-NEXT: cmp [[SUCCESS]], #0
|
||||
; CHECK-ARMV7-NEXT: bne [[TRY]]
|
||||
; CHECK-ARMV7-NEXT: b [[END:.LBB[0-9_]+]]
|
||||
; CHECK-ARMV7-NEXT: [[FAIL]]:
|
||||
; CHECK-ARMV7-NEXT: clrex
|
||||
; CHECK-ARMV7-NEXT: mov [[RES]], #0
|
||||
; CHECK-ARMV7-NEXT: [[END]]:
|
||||
; CHECK-ARMV7-NEXT: mov r0, [[RES]]
|
||||
; CHECK-ARMV7-NEXT: bx lr
|
||||
|
||||
; CHECK-THUMBV7-LABEL: test_cmpxchg_res_i8
|
||||
; CHECK-THUMBV7: ldrexb [[R3:r[0-9]+]], [r0]
|
||||
; CHECK-THUMBV7: cmp [[R3]], {{r[0-9]+}}
|
||||
; CHECK-THUMBV7: movne r0, #0
|
||||
; CHECK-THUMBV7: bxne lr
|
||||
; CHECK-THUMBV7: strexb [[R3]], {{r[0-9]+}}, [{{r[0-9]+}}]
|
||||
; CHECK-THUMBV7: cmp [[R3]], #0
|
||||
; CHECK-THUMBV7: itt eq
|
||||
; CHECK-THUMBV7: moveq r0, #1
|
||||
; CHECK-THUMBV7: bxeq lr
|
||||
; CHECK-THUMBV7-LABEL: test_cmpxchg_res_i8:
|
||||
; CHECK-THUMBV7-NEXT: .fnstart
|
||||
; CHECK-THUMBV7-NEXT: uxtb [[DESIRED:r[0-9]+]], r1
|
||||
; CHECK-THUMBV7-NEXT: b [[TRYLD:.LBB[0-9_]+]]
|
||||
; CHECK-THUMBV7-NEXT: [[TRYST:.LBB[0-9_]+]]:
|
||||
; CHECK-THUMBV7-NEXT: strexb [[SUCCESS:r[0-9]+]], r2, [r0]
|
||||
; CHECK-THUMBV7-NEXT: cmp [[SUCCESS]], #0
|
||||
; CHECK-THUMBV7-NEXT: itt eq
|
||||
; CHECK-THUMBV7-NEXT: moveq r0, #1
|
||||
; CHECK-THUMBV7-NEXT: bxeq lr
|
||||
; CHECK-THUMBV7-NEXT: [[TRYLD]]:
|
||||
; CHECK-THUMBV7-NEXT: ldrexb [[LD:r[0-9]+]], [r0]
|
||||
; CHECK-THUMBV7-NEXT: cmp [[LD]], [[DESIRED]]
|
||||
; CHECK-THUMBV7-NEXT: beq [[TRYST:.LBB[0-9_]+]]
|
||||
; CHECK-THUMBV7-NEXT: clrex
|
||||
; CHECK-THUMBV7-NEXT: movs r0, #0
|
||||
; CHECK-THUMBV7-NEXT: bx lr
|
||||
|
||||
@ -1,5 +1,5 @@
|
||||
; RUN: llc < %s -mtriple=armv7-apple-ios -verify-machineinstrs | FileCheck %s
|
||||
; RUN: llc < %s -mtriple=thumbv7-apple-ios -verify-machineinstrs | FileCheck %s
|
||||
; RUN: llc < %s -mtriple=armv7-apple-ios -verify-machineinstrs | FileCheck %s --check-prefix=CHECK --check-prefix CHECK-ARMV7
|
||||
; RUN: llc < %s -mtriple=thumbv7-apple-ios -verify-machineinstrs | FileCheck %s --check-prefix=CHECK --check-prefix=CHECK-T2
|
||||
; RUN: llc < %s -mtriple=thumbv6-apple-ios -verify-machineinstrs | FileCheck %s --check-prefix=CHECK-T1
|
||||
; RUN: llc < %s -mtriple=thumbv6-apple-ios -verify-machineinstrs -mcpu=cortex-m0 | FileCheck %s --check-prefix=CHECK-M0
|
||||
; RUN: llc < %s -mtriple=thumbv7--none-eabi -thread-model single -verify-machineinstrs | FileCheck %s --check-prefix=CHECK-BAREMETAL
|
||||
@ -272,16 +272,31 @@ define i32 @test_cmpxchg_fail_order(i32 *%addr, i32 %desired, i32 %new) {
|
||||
|
||||
%pair = cmpxchg i32* %addr, i32 %desired, i32 %new seq_cst monotonic
|
||||
%oldval = extractvalue { i32, i1 } %pair, 0
|
||||
; CHECK: dmb ish
|
||||
; CHECK: [[LOOP_BB:\.?LBB[0-9]+_1]]:
|
||||
; CHECK: ldrex [[OLDVAL:r[0-9]+]], [r[[ADDR:[0-9]+]]]
|
||||
; CHECK: cmp [[OLDVAL]], r1
|
||||
; CHECK: bxne lr
|
||||
; CHECK: strex [[SUCCESS:r[0-9]+]], r2, [r[[ADDR]]]
|
||||
; CHECK: cmp [[SUCCESS]], #0
|
||||
; CHECK: bne [[LOOP_BB]]
|
||||
; CHECK: dmb ish
|
||||
; CHECK: bx lr
|
||||
; CHECK-ARMV7: dmb ish
|
||||
; CHECK-ARMV7: [[LOOP_BB:\.?LBB[0-9]+_1]]:
|
||||
; CHECK-ARMV7: ldrex [[OLDVAL:r[0-9]+]], [r[[ADDR:[0-9]+]]]
|
||||
; CHECK-ARMV7: cmp [[OLDVAL]], r1
|
||||
; CHECK-ARMV7: bne [[FAIL_BB:\.?LBB[0-9]+_[0-9]+]]
|
||||
; CHECK-ARMV7: strex [[SUCCESS:r[0-9]+]], r2, [r[[ADDR]]]
|
||||
; CHECK-ARMV7: cmp [[SUCCESS]], #0
|
||||
; CHECK-ARMV7: bne [[LOOP_BB]]
|
||||
; CHECK-ARMV7: dmb ish
|
||||
; CHECK-ARMV7: bx lr
|
||||
; CHECK-ARMV7: [[FAIL_BB]]:
|
||||
; CHECK-ARMV7: clrex
|
||||
; CHECK-ARMV7: bx lr
|
||||
|
||||
; CHECK-T2: dmb ish
|
||||
; CHECK-T2: [[LOOP_BB:\.?LBB[0-9]+_1]]:
|
||||
; CHECK-T2: ldrex [[OLDVAL:r[0-9]+]], [r[[ADDR:[0-9]+]]]
|
||||
; CHECK-T2: cmp [[OLDVAL]], r1
|
||||
; CHECK-T2: clrexne
|
||||
; CHECK-T2: bxne lr
|
||||
; CHECK-T2: strex [[SUCCESS:r[0-9]+]], r2, [r[[ADDR]]]
|
||||
; CHECK-T2: cmp [[SUCCESS]], #0
|
||||
; CHECK-T2: dmbeq ish
|
||||
; CHECK-T2: bxeq lr
|
||||
; CHECK-T2: b [[LOOP_BB]]
|
||||
|
||||
ret i32 %oldval
|
||||
}
|
||||
@ -295,11 +310,14 @@ define i32 @test_cmpxchg_fail_order1(i32 *%addr, i32 %desired, i32 %new) {
|
||||
; CHECK: [[LOOP_BB:\.?LBB[0-9]+_1]]:
|
||||
; CHECK: ldrex [[OLDVAL:r[0-9]+]], [r[[ADDR:[0-9]+]]]
|
||||
; CHECK: cmp [[OLDVAL]], r1
|
||||
; CHECK: bne [[END_BB:\.?LBB[0-9]+_[0-9]+]]
|
||||
; CHECK: bne [[FAIL_BB:\.?LBB[0-9]+_[0-9]+]]
|
||||
; CHECK: strex [[SUCCESS:r[0-9]+]], r2, [r[[ADDR]]]
|
||||
; CHECK: cmp [[SUCCESS]], #0
|
||||
; CHECK: bne [[LOOP_BB]]
|
||||
; CHECK: [[END_BB]]:
|
||||
; CHECK: b [[END_BB:\.?LBB[0-9]+_[0-9]+]]
|
||||
; CHECK: [[FAIL_BB]]:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: [[END_BB]]:
|
||||
; CHECK: dmb ish
|
||||
; CHECK: bx lr
|
||||
|
||||
|
||||
@ -1055,24 +1055,30 @@ define i8 @test_atomic_cmpxchg_i8(i8 zeroext %wanted, i8 zeroext %new) nounwind
|
||||
%old = extractvalue { i8, i1 } %pair, 0
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK-NOT: mcr
|
||||
; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var8
|
||||
; CHECK: movt r[[ADDR]], :upper16:var8
|
||||
; CHECK-DAG: movw r[[ADDR:[0-9]+]], :lower16:var8
|
||||
; CHECK-DAG: movt r[[ADDR]], :upper16:var8
|
||||
; CHECK-THUMB-DAG: mov r[[WANTED:[0-9]+]], r0
|
||||
|
||||
; CHECK: .LBB{{[0-9]+}}_1:
|
||||
; CHECK: ldaexb r[[OLD:[0-9]+]], [r[[ADDR]]]
|
||||
; r0 below is a reasonable guess but could change: it certainly comes into the
|
||||
; function there.
|
||||
; CHECK-NEXT: cmp r[[OLD]], r0
|
||||
; CHECK-ARM-NEXT: cmp r[[OLD]], r0
|
||||
; CHECK-THUMB-NEXT: cmp r[[OLD]], r[[WANTED]]
|
||||
; CHECK-NEXT: bne .LBB{{[0-9]+}}_3
|
||||
; CHECK-NEXT: BB#2:
|
||||
; As above, r1 is a reasonable guess.
|
||||
; CHECK: strexb [[STATUS:r[0-9]+]], r1, {{.*}}[[ADDR]]
|
||||
; CHECK: strexb [[STATUS:r[0-9]+]], r1, [r[[ADDR]]]
|
||||
; CHECK-NEXT: cmp [[STATUS]], #0
|
||||
; CHECK-NEXT: bne .LBB{{[0-9]+}}_1
|
||||
; CHECK-NEXT: b .LBB{{[0-9]+}}_4
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_3:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_4:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK-NOT: mcr
|
||||
|
||||
; CHECK: mov r0, r[[OLD]]
|
||||
; CHECK-ARM: mov r0, r[[OLD]]
|
||||
ret i8 %old
|
||||
}
|
||||
|
||||
@ -1082,24 +1088,30 @@ define i16 @test_atomic_cmpxchg_i16(i16 zeroext %wanted, i16 zeroext %new) nounw
|
||||
%old = extractvalue { i16, i1 } %pair, 0
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK-NOT: mcr
|
||||
; CHECK: movw r[[ADDR:[0-9]+]], :lower16:var16
|
||||
; CHECK: movt r[[ADDR]], :upper16:var16
|
||||
; CHECK-DAG: movw r[[ADDR:[0-9]+]], :lower16:var16
|
||||
; CHECK-DAG: movt r[[ADDR]], :upper16:var16
|
||||
; CHECK-THUMB-DAG: mov r[[WANTED:[0-9]+]], r0
|
||||
|
||||
; CHECK: .LBB{{[0-9]+}}_1:
|
||||
; CHECK: ldaexh r[[OLD:[0-9]+]], [r[[ADDR]]]
|
||||
; r0 below is a reasonable guess but could change: it certainly comes into the
|
||||
; function there.
|
||||
; CHECK-NEXT: cmp r[[OLD]], r0
|
||||
; CHECK-ARM-NEXT: cmp r[[OLD]], r0
|
||||
; CHECK-THUMB-NEXT: cmp r[[OLD]], r[[WANTED]]
|
||||
; CHECK-NEXT: bne .LBB{{[0-9]+}}_3
|
||||
; CHECK-NEXT: BB#2:
|
||||
; As above, r1 is a reasonable guess.
|
||||
; CHECK: stlexh [[STATUS:r[0-9]+]], r1, [r[[ADDR]]]
|
||||
; CHECK-NEXT: cmp [[STATUS]], #0
|
||||
; CHECK-NEXT: bne .LBB{{[0-9]+}}_1
|
||||
; CHECK-NEXT: b .LBB{{[0-9]+}}_4
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_3:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_4:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK-NOT: mcr
|
||||
|
||||
; CHECK: mov r0, r[[OLD]]
|
||||
; CHECK-ARM: mov r0, r[[OLD]]
|
||||
ret i16 %old
|
||||
}
|
||||
|
||||
@ -1124,6 +1136,10 @@ define void @test_atomic_cmpxchg_i32(i32 %wanted, i32 %new) nounwind {
|
||||
; CHECK: stlex [[STATUS:r[0-9]+]], r1, [r[[ADDR]]]
|
||||
; CHECK-NEXT: cmp [[STATUS]], #0
|
||||
; CHECK-NEXT: bne .LBB{{[0-9]+}}_1
|
||||
; CHECK-NEXT: b .LBB{{[0-9]+}}_4
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_3:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_4:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK-NOT: mcr
|
||||
|
||||
@ -1158,6 +1174,10 @@ define void @test_atomic_cmpxchg_i64(i64 %wanted, i64 %new) nounwind {
|
||||
; CHECK: strexd [[STATUS:r[0-9]+]], r2, r3, [r[[ADDR]]]
|
||||
; CHECK-NEXT: cmp [[STATUS]], #0
|
||||
; CHECK-NEXT: bne .LBB{{[0-9]+}}_1
|
||||
; CHECK-NEXT: b .LBB{{[0-9]+}}_4
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_3:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: .LBB{{[0-9]+}}_4:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK-NOT: mcr
|
||||
|
||||
|
||||
@ -5,16 +5,24 @@ define void @test_cmpxchg_weak(i32 *%addr, i32 %desired, i32 %new) {
|
||||
|
||||
%pair = cmpxchg weak i32* %addr, i32 %desired, i32 %new seq_cst monotonic
|
||||
%oldval = extractvalue { i32, i1 } %pair, 0
|
||||
; CHECK: dmb ish
|
||||
; CHECK: ldrex [[LOADED:r[0-9]+]], [r0]
|
||||
; CHECK: cmp [[LOADED]], r1
|
||||
; CHECK: strexeq [[SUCCESS:r[0-9]+]], r2, [r0]
|
||||
; CHECK: cmpeq [[SUCCESS]], #0
|
||||
; CHECK: bne [[DONE:LBB[0-9]+_[0-9]+]]
|
||||
; CHECK: dmb ish
|
||||
; CHECK: [[DONE]]:
|
||||
; CHECK: str r3, [r0]
|
||||
; CHECK: bx lr
|
||||
; CHECK-NEXT: BB#0:
|
||||
; CHECK-NEXT: dmb ish
|
||||
; CHECK-NEXT: ldrex [[LOADED:r[0-9]+]], [r0]
|
||||
; CHECK-NEXT: cmp [[LOADED]], r1
|
||||
; CHECK-NEXT: bne [[LDFAILBB:LBB[0-9]+_[0-9]+]]
|
||||
; CHECK-NEXT: BB#1:
|
||||
; CHECK-NEXT: strex [[SUCCESS:r[0-9]+]], r2, [r0]
|
||||
; CHECK-NEXT: cmp [[SUCCESS]], #0
|
||||
; CHECK-NEXT: bne [[FAILBB:LBB[0-9]+_[0-9]+]]
|
||||
; CHECK-NEXT: BB#2:
|
||||
; CHECK-NEXT: dmb ish
|
||||
; CHECK-NEXT: str r3, [r0]
|
||||
; CHECK-NEXT: bx lr
|
||||
; CHECK-NEXT: [[LDFAILBB]]:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: [[FAILBB]]:
|
||||
; CHECK-NEXT: str r3, [r0]
|
||||
; CHECK-NEXT: bx lr
|
||||
|
||||
store i32 %oldval, i32* %addr
|
||||
ret void
|
||||
@ -27,17 +35,23 @@ define i1 @test_cmpxchg_weak_to_bool(i32, i32 *%addr, i32 %desired, i32 %new) {
|
||||
%pair = cmpxchg weak i32* %addr, i32 %desired, i32 %new seq_cst monotonic
|
||||
%success = extractvalue { i32, i1 } %pair, 1
|
||||
|
||||
; CHECK: dmb ish
|
||||
; CHECK: mov r0, #0
|
||||
; CHECK: ldrex [[LOADED:r[0-9]+]], [r1]
|
||||
; CHECK: cmp [[LOADED]], r2
|
||||
; CHECK: strexeq [[STATUS:r[0-9]+]], r3, [r1]
|
||||
; CHECK: cmpeq [[STATUS]], #0
|
||||
; CHECK: bne [[DONE:LBB[0-9]+_[0-9]+]]
|
||||
; CHECK: dmb ish
|
||||
; CHECK: mov r0, #1
|
||||
; CHECK: [[DONE]]:
|
||||
; CHECK: bx lr
|
||||
; CHECK-NEXT: BB#0:
|
||||
; CHECK-NEXT: dmb ish
|
||||
; CHECK-NEXT: ldrex [[LOADED:r[0-9]+]], [r1]
|
||||
; CHECK-NEXT: cmp [[LOADED]], r2
|
||||
; CHECK-NEXT: bne [[LDFAILBB:LBB[0-9]+_[0-9]+]]
|
||||
; CHECK-NEXT: BB#1:
|
||||
; CHECK-NEXT: strex [[SUCCESS:r[0-9]+]], r3, [r1]
|
||||
; CHECK-NEXT: mov r0, #0
|
||||
; CHECK-NEXT: cmp [[SUCCESS]], #0
|
||||
; CHECK-NEXT: bxne lr
|
||||
; CHECK-NEXT: dmb ish
|
||||
; CHECK-NEXT: mov r0, #1
|
||||
; CHECK-NEXT: bx lr
|
||||
; CHECK-NEXT: [[LDFAILBB]]:
|
||||
; CHECK-NEXT: clrex
|
||||
; CHECK-NEXT: mov r0, #0
|
||||
; CHECK-NEXT: bx lr
|
||||
|
||||
ret i1 %success
|
||||
}
|
||||
|
||||
@ -229,7 +229,7 @@ define i8 @test_cmpxchg_i8_seqcst_seqcst(i8* %ptr, i8 %desired, i8 %newval) {
|
||||
; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i8(i8* %ptr)
|
||||
; CHECK: [[OLDVAL:%.*]] = trunc i32 %1 to i8
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i8 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[NEWVAL32:%.*]] = zext i8 %newval to i32
|
||||
@ -241,6 +241,10 @@ define i8 @test_cmpxchg_i8_seqcst_seqcst(i8* %ptr, i8 %desired, i8 %newval) {
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[DONE]]
|
||||
@ -263,7 +267,7 @@ define i16 @test_cmpxchg_i16_seqcst_monotonic(i16* %ptr, i16 %desired, i16 %newv
|
||||
; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldrex.p0i16(i16* %ptr)
|
||||
; CHECK: [[OLDVAL:%.*]] = trunc i32 %1 to i16
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i16 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[NEWVAL32:%.*]] = zext i16 %newval to i32
|
||||
@ -275,6 +279,10 @@ define i16 @test_cmpxchg_i16_seqcst_monotonic(i16* %ptr, i16 %desired, i16 %newv
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK: br label %[[DONE]]
|
||||
@ -296,7 +304,7 @@ define i32 @test_cmpxchg_i32_acquire_acquire(i32* %ptr, i32 %desired, i32 %newva
|
||||
; CHECK: [[LOOP]]:
|
||||
; CHECK: [[OLDVAL:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* %ptr)
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i32 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[TRYAGAIN:%.*]] = call i32 @llvm.arm.strex.p0i32(i32 %newval, i32* %ptr)
|
||||
@ -307,6 +315,10 @@ define i32 @test_cmpxchg_i32_acquire_acquire(i32* %ptr, i32 %desired, i32 %newva
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[DONE]]
|
||||
@ -335,7 +347,7 @@ define i64 @test_cmpxchg_i64_monotonic_monotonic(i64* %ptr, i64 %desired, i64 %n
|
||||
; CHECK: [[HI64:%.*]] = shl i64 [[HI64_TMP]], 32
|
||||
; CHECK: [[OLDVAL:%.*]] = or i64 [[LO64]], [[HI64]]
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i64 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[NEWLO:%.*]] = trunc i64 %newval to i32
|
||||
@ -350,6 +362,10 @@ define i64 @test_cmpxchg_i64_monotonic_monotonic(i64* %ptr, i64 %desired, i64 %n
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK: br label %[[DONE]]
|
||||
|
||||
@ -91,7 +91,7 @@ define i8 @test_cmpxchg_i8_seqcst_seqcst(i8* %ptr, i8 %desired, i8 %newval) {
|
||||
; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldaex.p0i8(i8* %ptr)
|
||||
; CHECK: [[OLDVAL:%.*]] = trunc i32 %1 to i8
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i8 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[NEWVAL32:%.*]] = zext i8 %newval to i32
|
||||
@ -103,6 +103,10 @@ define i8 @test_cmpxchg_i8_seqcst_seqcst(i8* %ptr, i8 %desired, i8 %newval) {
|
||||
; CHECK-NOT: fence_cst
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: fence_cst
|
||||
; CHECK: br label %[[DONE]]
|
||||
@ -125,7 +129,7 @@ define i16 @test_cmpxchg_i16_seqcst_monotonic(i16* %ptr, i16 %desired, i16 %newv
|
||||
; CHECK: [[OLDVAL32:%.*]] = call i32 @llvm.arm.ldaex.p0i16(i16* %ptr)
|
||||
; CHECK: [[OLDVAL:%.*]] = trunc i32 %1 to i16
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i16 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[NEWVAL32:%.*]] = zext i16 %newval to i32
|
||||
@ -137,6 +141,10 @@ define i16 @test_cmpxchg_i16_seqcst_monotonic(i16* %ptr, i16 %desired, i16 %newv
|
||||
; CHECK-NOT: fence
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: fence
|
||||
; CHECK: br label %[[DONE]]
|
||||
@ -158,7 +166,7 @@ define i32 @test_cmpxchg_i32_acquire_acquire(i32* %ptr, i32 %desired, i32 %newva
|
||||
; CHECK: [[LOOP]]:
|
||||
; CHECK: [[OLDVAL:%.*]] = call i32 @llvm.arm.ldaex.p0i32(i32* %ptr)
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i32 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[TRYAGAIN:%.*]] = call i32 @llvm.arm.strex.p0i32(i32 %newval, i32* %ptr)
|
||||
@ -169,6 +177,10 @@ define i32 @test_cmpxchg_i32_acquire_acquire(i32* %ptr, i32 %desired, i32 %newva
|
||||
; CHECK-NOT: fence_cst
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: fence_cst
|
||||
; CHECK: br label %[[DONE]]
|
||||
@ -197,7 +209,7 @@ define i64 @test_cmpxchg_i64_monotonic_monotonic(i64* %ptr, i64 %desired, i64 %n
|
||||
; CHECK: [[HI64:%.*]] = shl i64 [[HI64_TMP]], 32
|
||||
; CHECK: [[OLDVAL:%.*]] = or i64 [[LO64]], [[HI64]]
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i64 [[OLDVAL]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[NEWLO:%.*]] = trunc i64 %newval to i32
|
||||
@ -212,6 +224,10 @@ define i64 @test_cmpxchg_i64_monotonic_monotonic(i64* %ptr, i64 %desired, i64 %n
|
||||
; CHECK-NOT: fence_cst
|
||||
; CHECK: br label %[[DONE:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK-NEXT: call void @llvm.arm.clrex()
|
||||
; CHECK-NEXT: br label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: fence_cst
|
||||
; CHECK: br label %[[DONE]]
|
||||
|
||||
@ -9,17 +9,21 @@ define i32 @test_cmpxchg_seq_cst(i32* %addr, i32 %desired, i32 %new) {
|
||||
; CHECK: [[START]]:
|
||||
; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* %addr)
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i32 [[LOADED]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[STREX:%.*]] = call i32 @llvm.arm.strex.p0i32(i32 %new, i32* %addr)
|
||||
; CHECK: [[SUCCESS:%.*]] = icmp eq i32 [[STREX]], 0
|
||||
; CHECK: br i1 [[SUCCESS]], label %[[SUCCESS_BB:.*]], label %[[FAILURE_BB]]
|
||||
; CHECK: br i1 [[SUCCESS]], label %[[SUCCESS_BB:.*]], label %[[FAILURE_BB:.*]]
|
||||
|
||||
; CHECK: [[SUCCESS_BB]]:
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[END:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK: call void @llvm.arm.clrex()
|
||||
; CHECK: br label %[[FAILURE_BB]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[END]]
|
||||
@ -41,7 +45,7 @@ define i1 @test_cmpxchg_weak_fail(i32* %addr, i32 %desired, i32 %new) {
|
||||
; CHECK: [[START]]:
|
||||
; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* %addr)
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i32 [[LOADED]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[STREX:%.*]] = call i32 @llvm.arm.strex.p0i32(i32 %new, i32* %addr)
|
||||
@ -52,6 +56,10 @@ define i1 @test_cmpxchg_weak_fail(i32* %addr, i32 %desired, i32 %new) {
|
||||
; CHECK: call void @llvm.arm.dmb(i32 11)
|
||||
; CHECK: br label %[[END:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK: call void @llvm.arm.clrex()
|
||||
; CHECK: br label %[[FAILURE_BB]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK: br label %[[END]]
|
||||
@ -73,7 +81,7 @@ define i32 @test_cmpxchg_monotonic(i32* %addr, i32 %desired, i32 %new) {
|
||||
; CHECK: [[START]]:
|
||||
; CHECK: [[LOADED:%.*]] = call i32 @llvm.arm.ldrex.p0i32(i32* %addr)
|
||||
; CHECK: [[SHOULD_STORE:%.*]] = icmp eq i32 [[LOADED]], %desired
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[FAILURE_BB:.*]]
|
||||
; CHECK: br i1 [[SHOULD_STORE]], label %[[TRY_STORE:.*]], label %[[NO_STORE_BB:.*]]
|
||||
|
||||
; CHECK: [[TRY_STORE]]:
|
||||
; CHECK: [[STREX:%.*]] = call i32 @llvm.arm.strex.p0i32(i32 %new, i32* %addr)
|
||||
@ -84,6 +92,10 @@ define i32 @test_cmpxchg_monotonic(i32* %addr, i32 %desired, i32 %new) {
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK: br label %[[END:.*]]
|
||||
|
||||
; CHECK: [[NO_STORE_BB]]:
|
||||
; CHECK: call void @llvm.arm.clrex()
|
||||
; CHECK: br label %[[FAILURE_BB]]
|
||||
|
||||
; CHECK: [[FAILURE_BB]]:
|
||||
; CHECK-NOT: dmb
|
||||
; CHECK: br label %[[END]]
|
||||
|
||||
Loading…
Reference in New Issue
Block a user