mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-25 13:35:10 +00:00
Add MULHU and MULHS nodes for the high part of an (un)signed 32x32=64b
multiply. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@21102 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
2513ddc239
commit
1867054643
@ -90,7 +90,7 @@ namespace ISD {
|
||||
|
||||
|
||||
// Simple binary arithmetic operators.
|
||||
ADD, SUB, MUL, SDIV, UDIV, SREM, UREM,
|
||||
ADD, SUB, MUL, MULHU, MULHS, SDIV, UDIV, SREM, UREM,
|
||||
|
||||
// Bitwise operators.
|
||||
AND, OR, XOR, SHL, SRA, SRL,
|
||||
|
@ -1130,6 +1130,8 @@ const char *SDNode::getOperationName() const {
|
||||
case ISD::ADD: return "add";
|
||||
case ISD::SUB: return "sub";
|
||||
case ISD::MUL: return "mul";
|
||||
case ISD::MULHU: return "mulhu";
|
||||
case ISD::MULHS: return "mulhs";
|
||||
case ISD::SDIV: return "sdiv";
|
||||
case ISD::UDIV: return "udiv";
|
||||
case ISD::SREM: return "srem";
|
||||
|
Loading…
Reference in New Issue
Block a user