RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-14 07:31:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

llvm/test/CodeGen/X86/atom-bypass-slow-division.ll: Rename symbols, s/test_/Test/g, not to mismatch "CHECK(-NOT): test".

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@169977 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
NAKAMURA Takumi 2012-12-12 13:34:14 +00:00
parent 37c7461fc3
commit 1a7b4a967d
1 changed files with 20 additions and 20 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
test/CodeGen/X86/atom-bypass-slow-division.ll
View File

@ -1,7 +1,7 @@
; RUN: llc < %s -mcpu=atom -mtriple=i686-linux | FileCheck %s
define i32 @test_get_quotient(i32 %a, i32 %b) nounwind {
; CHECK: test_get_quotient
define i32 @Test_get_quotient(i32 %a, i32 %b) nounwind {
; CHECK: Test_get_quotient:
; CHECK: orl %ecx, %edx
; CHECK-NEXT: testl $-256, %edx
; CHECK-NEXT: je
@ -13,8 +13,8 @@ define i32 @test_get_quotient(i32 %a, i32 %b) nounwind {
ret i32 %result
}
define i32 @test_get_remainder(i32 %a, i32 %b) nounwind {
; CHECK: test_get_remainder
define i32 @Test_get_remainder(i32 %a, i32 %b) nounwind {
; CHECK: Test_get_remainder:
; CHECK: orl %ecx, %edx
; CHECK-NEXT: testl $-256, %edx
; CHECK-NEXT: je
@ -26,8 +26,8 @@ define i32 @test_get_remainder(i32 %a, i32 %b) nounwind {
ret i32 %result
}
define i32 @test_get_quotient_and_remainder(i32 %a, i32 %b) nounwind {
; CHECK: test_get_quotient_and_remainder
define i32 @Test_get_quotient_and_remainder(i32 %a, i32 %b) nounwind {
; CHECK: Test_get_quotient_and_remainder:
; CHECK: orl %ecx, %edx
; CHECK-NEXT: testl $-256, %edx
; CHECK-NEXT: je
@ -43,8 +43,8 @@ define i32 @test_get_quotient_and_remainder(i32 %a, i32 %b) nounwind {
ret i32 %result
}
define i32 @test_use_div_and_idiv(i32 %a, i32 %b) nounwind {
; CHECK: test_use_div_and_idiv
define i32 @Test_use_div_and_idiv(i32 %a, i32 %b) nounwind {
; CHECK: Test_use_div_and_idiv:
; CHECK: idivl
; CHECK: divb
; CHECK: divl
@ -57,15 +57,15 @@ define i32 @test_use_div_and_idiv(i32 %a, i32 %b) nounwind {
ret i32 %result
}
define i32 @test_use_div_imm_imm() nounwind {
; CHECK: test_use_div_imm_imm
define i32 @Test_use_div_imm_imm() nounwind {
; CHECK: Test_use_div_imm_imm:
; CHECK: movl $64
%resultdiv = sdiv i32 256, 4
ret i32 %resultdiv
}
define i32 @test_use_div_reg_imm(i32 %a) nounwind {
; CHECK: test_use_div_reg_imm
define i32 @Test_use_div_reg_imm(i32 %a) nounwind {
; CHECK: Test_use_div_reg_imm:
; CEHCK-NOT: test
; CHECK-NOT: idiv
; CHECK-NOT: divb
@ -73,8 +73,8 @@ define i32 @test_use_div_reg_imm(i32 %a) nounwind {
ret i32 %resultdiv
}
define i32 @test_use_rem_reg_imm(i32 %a) nounwind {
; CHECK: test_use_rem_reg_imm
define i32 @Test_use_rem_reg_imm(i32 %a) nounwind {
; CHECK: Test_use_rem_reg_imm:
; CEHCK-NOT: test
; CHECK-NOT: idiv
; CHECK-NOT: divb
@ -82,8 +82,8 @@ define i32 @test_use_rem_reg_imm(i32 %a) nounwind {
ret i32 %resultrem
}
define i32 @test_use_divrem_reg_imm(i32 %a) nounwind {
; CHECK: test_use_divrem_reg_imm
define i32 @Test_use_divrem_reg_imm(i32 %a) nounwind {
; CHECK: Test_use_divrem_reg_imm:
; CEHCK-NOT: test
; CHECK-NOT: idiv
; CHECK-NOT: divb
@ -93,8 +93,8 @@ define i32 @test_use_divrem_reg_imm(i32 %a) nounwind {
ret i32 %result
}
define i32 @test_use_div_imm_reg(i32 %a) nounwind {
; CHECK: test_use_div_imm_reg
define i32 @Test_use_div_imm_reg(i32 %a) nounwind {
; CHECK: Test_use_div_imm_reg:
; CHECK: test
; CHECK: idiv
; CHECK: divb
@ -102,8 +102,8 @@ define i32 @test_use_div_imm_reg(i32 %a) nounwind {
ret i32 %resultdiv
}
define i32 @test_use_rem_imm_reg(i32 %a) nounwind {
; CHECK: test_use_rem_imm_reg
define i32 @Test_use_rem_imm_reg(i32 %a) nounwind {
; CHECK: Test_use_rem_imm_reg:
; CHECK: test
; CHECK: idiv
; CHECK: divb