mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-26 12:46:00 +00:00
fold sext_in_reg, sext_in_reg where both have the same VT. This was
popping up in Fourinarow. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@23722 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
b4871ad694
commit
216def8ecf
@ -1330,7 +1330,7 @@ SDOperand DAGCombiner::visitSIGN_EXTEND_INREG(SDNode *N) {
|
||||
}
|
||||
// fold (sext_in_reg (sext_in_reg x, VT2), VT1) -> (sext_in_reg x, minVT) pt1
|
||||
if (N0.getOpcode() == ISD::SIGN_EXTEND_INREG &&
|
||||
cast<VTSDNode>(N0.getOperand(1))->getVT() < EVT) {
|
||||
cast<VTSDNode>(N0.getOperand(1))->getVT() <= EVT) {
|
||||
return N0;
|
||||
}
|
||||
// fold (sext_in_reg (sext_in_reg x, VT2), VT1) -> (sext_in_reg x, minVT) pt2
|
||||
|
Loading…
x
Reference in New Issue
Block a user