RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-11-25 21:00:00 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

expand ISD::SDIV, ISD::UDIV, ISD::SREM and ISD::UREM

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@31014 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Rafael Espindola 2006-10-17 21:05:33 +00:00
parent 04d88ffdb5
commit 226f8bc38c
2 changed files with 33 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
lib/Target/ARM/ARMISelDAGToDAG.cpp
View File

@ -75,6 +75,10 @@ ARMTargetLowering::ARMTargetLowering(TargetMachine &TM)
setOperationAction(ISD::SHL_PARTS, MVT::i32, Expand);
setOperationAction(ISD::SRA_PARTS, MVT::i32, Expand);
setOperationAction(ISD::SRL_PARTS, MVT::i32, Expand);
setOperationAction(ISD::SDIV, MVT::i32, Expand);
setOperationAction(ISD::UDIV, MVT::i32, Expand);
setOperationAction(ISD::SREM, MVT::i32, Expand);
setOperationAction(ISD::UREM, MVT::i32, Expand);
setOperationAction(ISD::VASTART, MVT::Other, Custom);
setOperationAction(ISD::VAEND, MVT::Other, Expand);

29
test/CodeGen/ARM/div.ll Normal file
View File

@ -0,0 +1,29 @@
; RUN: llvm-as < %s | llc -march=arm &&
; RUN: llvm-as < %s | llc -march=arm | grep __divsi3 &&
; RUN: llvm-as < %s | llc -march=arm | grep __udivsi3 &&
; RUN: llvm-as < %s | llc -march=arm | grep __modsi3 &&
; RUN: llvm-as < %s | llc -march=arm | grep __umodsi3
int %f1(int %a, int %b) {
entry:
%tmp1 = div int %a, %b
ret int %tmp1
}
uint %f2(uint %a, uint %b) {
entry:
%tmp1 = div uint %a, %b
ret uint %tmp1
}
int %f3(int %a, int %b) {
entry:
%tmp1 = rem int %a, %b
ret int %tmp1
}
uint %f4(uint %a, uint %b) {
entry:
%tmp1 = rem uint %a, %b
ret uint %tmp1
}