RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-01 07:30:33 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add missing test cases for ARM VLD4 (single 4-element structure to all lanes)

Browse Source 
instructions.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@155444 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kevin Enderby 2012-04-24 15:55:00 +00:00
parent 87ffdbcb7b
commit 2c66edf434
2 changed files with 49 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
test/MC/Disassembler/ARM/neon.txt
View File

@ -1745,6 +1745,30 @@
0x4f 0x1b 0xe0 0xf4
# CHECK: vld4.32 {d17[0], d19[0], d21[0], d23[0]}, [r0]
0x0f 0x0f 0xa4 0xf4
# CHECK: vld4.8 {d0[], d1[], d2[], d3[]}, [r4]
0x3f 0x0f 0xa4 0xf4
# CHECK: vld4.8 {d0[], d2[], d4[], d6[]}, [r4, :32]
0x1d 0x0f 0xa4 0xf4
# CHECK: vld4.8 {d0[], d1[], d2[], d3[]}, [r4, :32]!
0x35 0x0f 0xa4 0xf4
# CHECK: vld4.8 {d0[], d2[], d4[], d6[]}, [r4, :32], r5
0x4f 0x0f 0xa4 0xf4
# CHECK: vld4.16 {d0[], d1[], d2[], d3[]}, [r4]
0x7f 0x0f 0xa4 0xf4
# CHECK: vld4.16 {d0[], d2[], d4[], d6[]}, [r4, :64]
0x5d 0x0f 0xa4 0xf4
# CHECK: vld4.16 {d0[], d1[], d2[], d3[]}, [r4, :64]!
0x75 0x0f 0xa4 0xf4
# CHECK: vld4.16 {d0[], d2[], d4[], d6[]}, [r4, :64], r5
0x8f 0x0f 0xa4 0xf4
# CHECK: vld4.32 {d0[], d1[], d2[], d3[]}, [r4]
0xbf 0x0f 0xa4 0xf4
# CHECK: vld4.32 {d0[], d2[], d4[], d6[]}, [r4, :64]
0xdd 0x0f 0xa4 0xf4
# CHECK: vld4.32 {d0[], d1[], d2[], d3[]}, [r4, :128]!
0xf5 0x0f 0xa4 0xf4
# CHECK: vld4.32 {d0[], d2[], d4[], d6[]}, [r4, :128], r5
0x1f 0x07 0x40 0xf4

25
test/MC/Disassembler/ARM/neont2.txt
View File

@ -1486,6 +1486,31 @@
0xe0 0xf9 0x4f 0x1b
# CHECK: vld4.32 {d17[0], d19[0], d21[0], d23[0]}, [r0]
0xa4 0xf9 0x0f 0x0f
# CHECK: vld4.8 {d0[], d1[], d2[], d3[]}, [r4]
0xa4 0xf9 0x3f 0x0f
# CHECK: vld4.8 {d0[], d2[], d4[], d6[]}, [r4, :32]
0xa4 0xf9 0x1d 0x0f
# CHECK: vld4.8 {d0[], d1[], d2[], d3[]}, [r4, :32]!
0xa4 0xf9 0x35 0x0f
# CHECK: vld4.8 {d0[], d2[], d4[], d6[]}, [r4, :32], r5
0xa4 0xf9 0x4f 0x0f
# CHECK: vld4.16 {d0[], d1[], d2[], d3[]}, [r4]
0xa4 0xf9 0x7f 0x0f
# CHECK: vld4.16 {d0[], d2[], d4[], d6[]}, [r4, :64]
0xa4 0xf9 0x5d 0x0f
# CHECK: vld4.16 {d0[], d1[], d2[], d3[]}, [r4, :64]!
0xa4 0xf9 0x75 0x0f
# CHECK: vld4.16 {d0[], d2[], d4[], d6[]}, [r4, :64], r5
0xa4 0xf9 0x8f 0x0f
# CHECK: vld4.32 {d0[], d1[], d2[], d3[]}, [r4]
0xa4 0xf9 0xbf 0x0f
# CHECK: vld4.32 {d0[], d2[], d4[], d6[]}, [r4, :64]
0xa4 0xf9 0xdd 0x0f
# CHECK: vld4.32 {d0[], d1[], d2[], d3[]}, [r4, :128]!
0xa4 0xf9 0xf5 0x0f
# CHECK: vld4.32 {d0[], d2[], d4[], d6[]}, [r4, :128], r5
0x40 0xf9 0x1f 0x07
# CHECK: vst1.8 {d16}, [r0, :64]
0x40 0xf9 0x4f 0x07