RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-16 08:29:43 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add default implementation of PredicateInstruction().

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@37123 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Evan Cheng 2007-05-16 21:20:37 +00:00
parent c3a289c4b5
commit 2eb80fa433
1 changed files with 20 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

20
lib/Target/TargetInstrInfo.cpp
View File

@ -59,3 +59,23 @@ MachineInstr *TargetInstrInfo::commuteInstruction(MachineInstr *MI) const {
MI->getOperand(1).unsetIsKill();
return MI;
}
void TargetInstrInfo::PredicateInstruction(MachineInstr *MI,
std::vector<MachineOperand> &Cond) const {
const TargetInstrDescriptor *TID = MI->getInstrDescriptor();
assert((TID->Flags & M_PREDICABLE) &&
"Predicating an unpredicable instruction!");
for (unsigned j = 0, i = 0, e = MI->getNumOperands(); i != e; ++i) {
if ((TID->OpInfo[i].Flags & M_PREDICATE_OPERAND)) {
MachineOperand &MO = MI->getOperand(i);
if (MO.isReg())
MO.setReg(Cond[j].getReg());
else if (MO.isImm())
MO.setImm(Cond[j].getImmedValue());
else if (MO.isMBB())
MO.setMachineBasicBlock(Cond[j].getMachineBasicBlock());
++j;
}
}
}