RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-11 13:44:28 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Remove two arguments that are never specified

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4348 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-10-28 19:46:59 +00:00
parent 5638bf973f
commit 2f305989b3
2 changed files with 3 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
include/llvm/CodeGen/MachineInstr.h
View File

@ -54,7 +54,6 @@ typedef int OpCodeMask;
// //
//--------------------------------------------------------------------------- //---------------------------------------------------------------------------
class MachineOperand { class MachineOperand {
public: public:
enum MachineOperandType { enum MachineOperandType {
@ -326,8 +325,7 @@ public:
void SetMachineOperandConst(unsigned i, void SetMachineOperandConst(unsigned i,
MachineOperand::MachineOperandType operandType, MachineOperand::MachineOperandType operandType,
int64_t intValue); int64_t intValue);
void SetMachineOperandReg(unsigned i, int regNum, bool isDef=false, void SetMachineOperandReg(unsigned i, int regNum, bool isDef=false);
bool isDefAndUse=false, bool isCCReg=false);
unsigned substituteValue(const Value* oldVal, Value* newVal, unsigned substituteValue(const Value* oldVal, Value* newVal,
bool defsOnly = true); bool defsOnly = true);

10
lib/CodeGen/MachineInstr.cpp
View File

@ -82,22 +82,16 @@ MachineInstr::SetMachineOperandConst(unsigned i,
void void
MachineInstr::SetMachineOperandReg(unsigned i, MachineInstr::SetMachineOperandReg(unsigned i,
int regNum, int regNum,
bool isdef, bool isdef) {
bool isDefAndUse,
bool isCCReg)
{
assert(i < operands.size()); assert(i < operands.size());
operands[i].opType = operands[i].opType = MachineOperand::MO_MachineRegister;
isCCReg? MachineOperand::MO_CCRegister : MachineOperand::MO_MachineRegister;
operands[i].value = NULL; operands[i].value = NULL;
operands[i].regNum = regNum; operands[i].regNum = regNum;
operands[i].flags = 0; operands[i].flags = 0;
if (isdef || TargetInstrDescriptors[opCode].resultPos == (int) i) if (isdef || TargetInstrDescriptors[opCode].resultPos == (int) i)
operands[i].markDef(); operands[i].markDef();
if (isDefAndUse)
operands[i].markDefAndUse();
insertUsedReg(regNum); insertUsedReg(regNum);
} }