RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-02-21 03:00:45 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[RISCV] Re-generate test/CodeGen/RISCV/alu32.ll using update_llc_test_checks.py

Browse Source 
No real change, but makes it marginally easier to merge the remainder of the
out-of-tree patches.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@317796 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alex Bradbury 2017-11-09 15:45:42 +00:00
parent d99baa702c
commit 2fe0076f87
1 changed files with 58 additions and 38 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

96
test/CodeGen/RISCV/alu32.ll
View File

@ -1,3 +1,4 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -verify-machineinstrs < %s \
; RUN: | FileCheck %s -check-prefix=RV32I
@ -5,16 +6,18 @@
define i32 @addi(i32 %a) nounwind {
; RV32I-LABEL: addi:
; RV32I: addi a0, a0, 1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: addi a0, a0, 1
; RV32I-NEXT: jalr zero, ra, 0
%1 = add i32 %a, 1
ret i32 %1
}
define i32 @slti(i32 %a) nounwind {
; RV32I-LABEL: slti:
; RV32I: slti a0, a0, 2
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: slti a0, a0, 2
; RV32I-NEXT: jalr zero, ra, 0
%1 = icmp slt i32 %a, 2
%2 = zext i1 %1 to i32
ret i32 %2
@ -22,8 +25,9 @@ define i32 @slti(i32 %a) nounwind {
define i32 @sltiu(i32 %a) nounwind {
; RV32I-LABEL: sltiu:
; RV32I: sltiu a0, a0, 3
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: sltiu a0, a0, 3
; RV32I-NEXT: jalr zero, ra, 0
%1 = icmp ult i32 %a, 3
%2 = zext i1 %1 to i32
ret i32 %2
@ -31,48 +35,54 @@ define i32 @sltiu(i32 %a) nounwind {
define i32 @xori(i32 %a) nounwind {
; RV32I-LABEL: xori:
; RV32I: xori a0, a0, 4
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: xori a0, a0, 4
; RV32I-NEXT: jalr zero, ra, 0
%1 = xor i32 %a, 4
ret i32 %1
}
define i32 @ori(i32 %a) nounwind {
; RV32I-LABEL: ori:
; RV32I: ori a0, a0, 5
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: ori a0, a0, 5
; RV32I-NEXT: jalr zero, ra, 0
%1 = or i32 %a, 5
ret i32 %1
}
define i32 @andi(i32 %a) nounwind {
; RV32I-LABEL: andi:
; RV32I: andi a0, a0, 6
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: andi a0, a0, 6
; RV32I-NEXT: jalr zero, ra, 0
%1 = and i32 %a, 6
ret i32 %1
}
define i32 @slli(i32 %a) nounwind {
; RV32I-LABEL: slli:
; RV32I: slli a0, a0, 7
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: slli a0, a0, 7
; RV32I-NEXT: jalr zero, ra, 0
%1 = shl i32 %a, 7
ret i32 %1
}
define i32 @srli(i32 %a) nounwind {
; RV32I-LABEL: srli:
; RV32I: srli a0, a0, 8
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: srli a0, a0, 8
; RV32I-NEXT: jalr zero, ra, 0
%1 = lshr i32 %a, 8
ret i32 %1
}
define i32 @srai(i32 %a) nounwind {
; RV32I-LABEL: srai:
; RV32I: srai a0, a0, 9
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: srai a0, a0, 9
; RV32I-NEXT: jalr zero, ra, 0
%1 = ashr i32 %a, 9
ret i32 %1
}
@ -81,32 +91,36 @@ define i32 @srai(i32 %a) nounwind {
define i32 @add(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: add:
; RV32I: add a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: add a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = add i32 %a, %b
ret i32 %1
}
define i32 @sub(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: sub:
; RV32I: sub a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: sub a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = sub i32 %a, %b
ret i32 %1
}
define i32 @sll(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: sll:
; RV32I: sll a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: sll a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = shl i32 %a, %b
ret i32 %1
}
define i32 @slt(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: slt:
; RV32I: slt a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: slt a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = icmp slt i32 %a, %b
%2 = zext i1 %1 to i32
ret i32 %2
@ -114,8 +128,9 @@ define i32 @slt(i32 %a, i32 %b) nounwind {
define i32 @sltu(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: sltu:
; RV32I: sltu a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: sltu a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = icmp ult i32 %a, %b
%2 = zext i1 %1 to i32
ret i32 %2
@ -123,40 +138,45 @@ define i32 @sltu(i32 %a, i32 %b) nounwind {
define i32 @xor(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: xor:
; RV32I: xor a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: xor a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = xor i32 %a, %b
ret i32 %1
}
define i32 @srl(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: srl:
; RV32I: srl a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: srl a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = lshr i32 %a, %b
ret i32 %1
}
define i32 @sra(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: sra:
; RV32I: sra a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: sra a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = ashr i32 %a, %b
ret i32 %1
}
define i32 @or(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: or:
; RV32I: or a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: or a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = or i32 %a, %b
ret i32 %1
}
define i32 @and(i32 %a, i32 %b) nounwind {
; RV32I-LABEL: and:
; RV32I: and a0, a0, a1
; RV32I: jalr zero, ra, 0
; RV32I: # BB#0:
; RV32I-NEXT: and a0, a0, a1
; RV32I-NEXT: jalr zero, ra, 0
%1 = and i32 %a, %b
ret i32 %1
}