RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-03-09 05:11:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add peephole optimizations for ADD [MEM], IMM8 instructions.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@11511 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Alkis Evlogimenos 2004-02-16 23:50:18 +00:00
parent 7271e0e107
commit 31bbb5190b
2 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/X86/PeepholeOptimizer.cpp
View File

@ -94,6 +94,7 @@ bool PH::PeepholeOptimize(MachineBasicBlock &MBB,
return false;
case X86::ADDri16: case X86::ADDri32:
case X86::ADDmi16: case X86::ADDmi32:
case X86::SUBri16: case X86::SUBri32:
case X86::ANDri16: case X86::ANDri32:
case X86::ORri16: case X86::ORri32:
@ -108,6 +109,8 @@ bool PH::PeepholeOptimize(MachineBasicBlock &MBB,
default: assert(0 && "Unknown opcode value!");
case X86::ADDri16: Opcode = X86::ADDri16b; break;
case X86::ADDri32: Opcode = X86::ADDri32b; break;
case X86::ADDmi16: Opcode = X86::ADDmi16b; break;
case X86::ADDmi32: Opcode = X86::ADDmi32b; break;
case X86::SUBri16: Opcode = X86::SUBri16b; break;
case X86::SUBri32: Opcode = X86::SUBri32b; break;
case X86::ANDri16: Opcode = X86::ANDri16b; break;

3
lib/Target/X86/X86PeepholeOpt.cpp
View File

@ -94,6 +94,7 @@ bool PH::PeepholeOptimize(MachineBasicBlock &MBB,
return false;
case X86::ADDri16: case X86::ADDri32:
case X86::ADDmi16: case X86::ADDmi32:
case X86::SUBri16: case X86::SUBri32:
case X86::ANDri16: case X86::ANDri32:
case X86::ORri16: case X86::ORri32:
@ -108,6 +109,8 @@ bool PH::PeepholeOptimize(MachineBasicBlock &MBB,
default: assert(0 && "Unknown opcode value!");
case X86::ADDri16: Opcode = X86::ADDri16b; break;
case X86::ADDri32: Opcode = X86::ADDri32b; break;
case X86::ADDmi16: Opcode = X86::ADDmi16b; break;
case X86::ADDmi32: Opcode = X86::ADDmi32b; break;
case X86::SUBri16: Opcode = X86::SUBri16b; break;
case X86::SUBri32: Opcode = X86::SUBri32b; break;
case X86::ANDri16: Opcode = X86::ANDri16b; break;