RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-01-24 11:36:10 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add a hackaround for PR7993 which is causing failures on x86 builders that lack sse2.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@112175 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2010-08-26 06:57:07 +00:00
parent 4bbdb4c78c
commit 341fa09a3c
3 changed files with 11 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -1314,6 +1314,8 @@ SDValue SelectionDAGLegalize::LegalizeOp(SDValue Op) {
break;
case TargetLowering::Expand:
if (!TLI.isLoadExtLegal(ISD::EXTLOAD, SrcVT)) {
// FIXME: If SrcVT isn't legal, then this introduces an illegal
// type.
SDValue Load = DAG.getLoad(SrcVT, dl, Tmp1, Tmp2, LD->getSrcValue(),
LD->getSrcValueOffset(),
LD->isVolatile(), LD->isNonTemporal(),

6
test/CodeGen/X86/sse1.ll
View File

@ -12,3 +12,9 @@ define <8 x i16> @test2(<8 x i32> %a) nounwind {
%c = trunc <8 x i32> %a to <8 x i16> ; <<8 x i16>> [#uses=1]
ret <8 x i16> %c
}
; PR7993
;define <4 x i32> @test3(<4 x i16> %a) nounwind {
; %c = sext <4 x i16> %a to <4 x i32> ; <<4 x i32>> [#uses=1]
; ret <4 x i32> %c
;}

5
test/CodeGen/X86/vec_cast.ll
View File

@ -1,5 +1,6 @@
; RUN: llc < %s -march=x86-64
; RUN: llc < %s -march=x86-64 -disable-mmx
; RUN: llc < %s -march=x86-64 -mcpu=core2
; RUN: llc < %s -march=x86-64 -mcpu=core2 -disable-mmx
define <8 x i32> @a(<8 x i16> %a) nounwind {
%c = sext <8 x i16> %a to <8 x i32>