mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-11 21:56:15 +00:00
Really silence compiler warnings.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@51126 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
31cd33a743
commit
3521334467
@ -807,8 +807,8 @@ static SDOperand getCopyFromParts(SelectionDAG &DAG,
|
|||||||
unsigned NumRegs =
|
unsigned NumRegs =
|
||||||
TLI.getVectorTypeBreakdown(ValueVT, IntermediateVT, NumIntermediates,
|
TLI.getVectorTypeBreakdown(ValueVT, IntermediateVT, NumIntermediates,
|
||||||
RegisterVT);
|
RegisterVT);
|
||||||
NumRegs; // Silence a compiler warning.
|
|
||||||
assert(NumRegs == NumParts && "Part count doesn't match vector breakdown!");
|
assert(NumRegs == NumParts && "Part count doesn't match vector breakdown!");
|
||||||
|
NumParts = NumRegs; // Silence a compiler warning.
|
||||||
assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!");
|
assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!");
|
||||||
assert(RegisterVT == Parts[0].getValueType() &&
|
assert(RegisterVT == Parts[0].getValueType() &&
|
||||||
"Part type doesn't match part!");
|
"Part type doesn't match part!");
|
||||||
@ -1024,10 +1024,10 @@ static void getCopyToParts(SelectionDAG &DAG,
|
|||||||
DAG.getTargetLoweringInfo()
|
DAG.getTargetLoweringInfo()
|
||||||
.getVectorTypeBreakdown(ValueVT, IntermediateVT, NumIntermediates,
|
.getVectorTypeBreakdown(ValueVT, IntermediateVT, NumIntermediates,
|
||||||
RegisterVT);
|
RegisterVT);
|
||||||
NumRegs; // Silence a compiler warning.
|
|
||||||
unsigned NumElements = MVT::getVectorNumElements(ValueVT);
|
unsigned NumElements = MVT::getVectorNumElements(ValueVT);
|
||||||
|
|
||||||
assert(NumRegs == NumParts && "Part count doesn't match vector breakdown!");
|
assert(NumRegs == NumParts && "Part count doesn't match vector breakdown!");
|
||||||
|
NumParts = NumRegs; // Silence a compiler warning.
|
||||||
assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!");
|
assert(RegisterVT == PartVT && "Part type doesn't match vector breakdown!");
|
||||||
|
|
||||||
// Split the vector into intermediate operands.
|
// Split the vector into intermediate operands.
|
||||||
|
Loading…
Reference in New Issue
Block a user