RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-02-11 05:17:36 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

add very simple support for the BIT_CONVERT node

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@24970 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2005-12-23 00:16:34 +00:00
parent 1ac1c4b9d2
commit 35481892da
2 changed files with 57 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

52
lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
View File

@ -130,6 +130,7 @@ private:
SDOperand ExpandIntToFP(bool isSigned, MVT::ValueType DestTy, SDOperand ExpandIntToFP(bool isSigned, MVT::ValueType DestTy,
SDOperand Source); SDOperand Source);
SDOperand ExpandBIT_CONVERT(MVT::ValueType DestVT, SDOperand SrcOp);
SDOperand ExpandLegalINT_TO_FP(bool isSigned, SDOperand ExpandLegalINT_TO_FP(bool isSigned,
SDOperand LegalOp, SDOperand LegalOp,
MVT::ValueType DestVT); MVT::ValueType DestVT);
@ -2119,7 +2120,25 @@ SDOperand SelectionDAGLegalize::LegalizeOp(SDOperand Op) {
break; break;
} }
break; break;
case ISD::BIT_CONVERT:
if (!isTypeLegal(Node->getOperand(0).getValueType()))
Result = ExpandBIT_CONVERT(Node->getValueType(0), Node->getOperand(0));
else {
switch (TLI.getOperationAction(ISD::BIT_CONVERT,
Node->getOperand(0).getValueType())) {
default: assert(0 && "Unknown operation action!");
case TargetLowering::Expand:
Result = ExpandBIT_CONVERT(Node->getValueType(0), Node->getOperand(0));
break;
case TargetLowering::Legal:
Tmp1 = LegalizeOp(Node->getOperand(0));
if (Tmp1 != Node->getOperand(0))
Result = DAG.getNode(ISD::BIT_CONVERT, Node->getValueType(0), Tmp1);
break;
}
}
break;
// Conversion operators. The source and destination have different types. // Conversion operators. The source and destination have different types.
case ISD::SINT_TO_FP: case ISD::SINT_TO_FP:
case ISD::UINT_TO_FP: { case ISD::UINT_TO_FP: {
@ -2472,7 +2491,11 @@ SDOperand SelectionDAGLegalize::PromoteOp(SDOperand Op) {
break; break;
} }
break; break;
case ISD::BIT_CONVERT:
Result = ExpandBIT_CONVERT(Node->getValueType(0), Node->getOperand(0));
Result = PromoteOp(Result);
break;
case ISD::FP_EXTEND: case ISD::FP_EXTEND:
assert(0 && "Case not implemented. Dynamically dead with 2 FP types!"); assert(0 && "Case not implemented. Dynamically dead with 2 FP types!");
case ISD::FP_ROUND: case ISD::FP_ROUND:
@ -2769,6 +2792,24 @@ SDOperand SelectionDAGLegalize::PromoteOp(SDOperand Op) {
return Result; return Result;
} }
/// ExpandBIT_CONVERT - Expand a BIT_CONVERT node into a store/load combination.
/// The resultant code need not be legal.
SDOperand SelectionDAGLegalize::ExpandBIT_CONVERT(MVT::ValueType DestVT,
SDOperand SrcOp) {
// Create the stack frame object.
MachineFrameInfo *FrameInfo = DAG.getMachineFunction().getFrameInfo();
unsigned ByteSize = MVT::getSizeInBits(DestVT)/8;
int FrameIdx = FrameInfo->CreateFixedObject(ByteSize, ByteSize);
SDOperand FIPtr = DAG.getFrameIndex(FrameIdx, TLI.getPointerTy());
// Emit a store to the stack slot.
SDOperand Store = DAG.getNode(ISD::STORE, MVT::Other, DAG.getEntryNode(),
SrcOp.getOperand(0), FIPtr,
DAG.getSrcValue(NULL));
// Result is a load from the stack slot.
return DAG.getLoad(DestVT, Store, FIPtr, DAG.getSrcValue(0));
}
/// ExpandAddSub - Find a clever way to expand this add operation into /// ExpandAddSub - Find a clever way to expand this add operation into
/// subcomponents. /// subcomponents.
void SelectionDAGLegalize:: void SelectionDAGLegalize::
@ -3638,6 +3679,13 @@ void SelectionDAGLegalize::ExpandOp(SDOperand Op, SDOperand &Lo, SDOperand &Hi){
Hi = DAG.getConstant(0, NVT); Hi = DAG.getConstant(0, NVT);
break; break;
} }
case ISD::BIT_CONVERT: {
SDOperand Tmp = ExpandBIT_CONVERT(Node->getValueType(0),
Node->getOperand(0));
ExpandOp(Tmp, Lo, Hi);
break;
}
case ISD::READCYCLECOUNTER: { case ISD::READCYCLECOUNTER: {
assert(TLI.getOperationAction(ISD::READCYCLECOUNTER, VT) == assert(TLI.getOperationAction(ISD::READCYCLECOUNTER, VT) ==

7
lib/CodeGen/SelectionDAG/SelectionDAG.cpp
View File

@ -889,6 +889,12 @@ SDOperand SelectionDAG::getNode(unsigned Opcode, MVT::ValueType VT,
return Operand.Val->getOperand(0); return Operand.Val->getOperand(0);
} }
break; break;
case ISD::BIT_CONVERT:
// Basic sanity checking.
assert(MVT::getSizeInBits(VT)==MVT::getSizeInBits(Operand.getValueType()) &&
"Cannot BIT_CONVERT between two different types!");
if (VT == Operand.getValueType()) return Operand; // noop conversion.
break;
case ISD::FNEG: case ISD::FNEG:
if (OpOpcode == ISD::FSUB) // -(X-Y) -> (Y-X) if (OpOpcode == ISD::FSUB) // -(X-Y) -> (Y-X)
return getNode(ISD::FSUB, VT, Operand.Val->getOperand(1), return getNode(ISD::FSUB, VT, Operand.Val->getOperand(1),
@ -1931,6 +1937,7 @@ const char *SDNode::getOperationName(const SelectionDAG *G) const {
case ISD::UINT_TO_FP: return "uint_to_fp"; case ISD::UINT_TO_FP: return "uint_to_fp";
case ISD::FP_TO_SINT: return "fp_to_sint"; case ISD::FP_TO_SINT: return "fp_to_sint";
case ISD::FP_TO_UINT: return "fp_to_uint"; case ISD::FP_TO_UINT: return "fp_to_uint";
case ISD::BIT_CONVERT: return "bit_convert";
// Control flow instructions // Control flow instructions
case ISD::BR: return "br"; case ISD::BR: return "br";