mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-13 23:18:58 +00:00
Fix a bug in the coalescer where it didn't check if a live interval existed before trying to manipulate it. This
was exposed by fast isel's handling of shifts on X86-64. With this, FreeBench/pcompress2 passes on X86-64 in fast isel. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@56067 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
0586d91bb3
commit
369e98760b
@ -464,7 +464,7 @@ bool SimpleRegisterCoalescing::ReMaterializeTrivialDef(LiveInterval &SrcInt,
|
||||
MachineOperand &MO = CopyMI->getOperand(i);
|
||||
if (MO.isReg() && MO.isImplicit())
|
||||
NewMI->addOperand(MO);
|
||||
if (MO.isDef()) {
|
||||
if (MO.isDef() && li_->hasInterval(MO.getReg())) {
|
||||
unsigned Reg = MO.getReg();
|
||||
DLR = li_->getInterval(Reg).getLiveRangeContaining(DefIdx);
|
||||
if (DLR && DLR->valno->copy == CopyMI)
|
||||
|
Loading…
Reference in New Issue
Block a user