RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-18 17:39:04 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix prolog/epilog in the presence of alloca

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5087 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2002-12-16 22:29:30 +00:00
parent 4863fe14de
commit 3fc14c2602
1 changed files with 11 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

22
lib/Target/X86/X86RegisterInfo.cpp
View File

@ -117,6 +117,14 @@ void X86RegisterInfo::emitPrologue(MachineFunction &MF,
MachineBasicBlock &MBB = MF.front(); // Prolog goes in entry BB MachineBasicBlock &MBB = MF.front(); // Prolog goes in entry BB
MachineBasicBlock::iterator MBBI = MBB.begin(); MachineBasicBlock::iterator MBBI = MBB.begin();
// PUSH all callee-save registers
const unsigned* regs = getCalleeSaveRegs();
while (*regs) {
MachineInstr *MI = BuildMI(X86::PUSHr32, 1).addReg(*regs);
MBBI = ++MBB.insert(MBBI, MI);
++regs;
}
// PUSH ebp // PUSH ebp
MachineInstr *MI = BuildMI(X86::PUSHr32, 1).addReg(X86::EBP); MachineInstr *MI = BuildMI(X86::PUSHr32, 1).addReg(X86::EBP);
MBBI = ++MBB.insert(MBBI, MI); MBBI = ++MBB.insert(MBBI, MI);
@ -128,14 +136,6 @@ void X86RegisterInfo::emitPrologue(MachineFunction &MF,
// adjust stack pointer: ESP -= numbytes // adjust stack pointer: ESP -= numbytes
MI = BuildMI(X86::SUBri32, 2, X86::ESP).addReg(X86::ESP).addZImm(numBytes); MI = BuildMI(X86::SUBri32, 2, X86::ESP).addReg(X86::ESP).addZImm(numBytes);
MBBI = ++MBB.insert(MBBI, MI); MBBI = ++MBB.insert(MBBI, MI);
// PUSH all callee-save registers
const unsigned* regs = getCalleeSaveRegs();
while (*regs) {
MI = BuildMI(X86::PUSHr32, 1).addReg(*regs);
MBBI = ++MBB.insert(MBBI, MI);
++regs;
}
} }
void X86RegisterInfo::emitEpilogue(MachineBasicBlock &MBB, void X86RegisterInfo::emitEpilogue(MachineBasicBlock &MBB,
@ -144,6 +144,9 @@ void X86RegisterInfo::emitEpilogue(MachineBasicBlock &MBB,
assert((*MBBI)->getOpcode() == X86::RET && assert((*MBBI)->getOpcode() == X86::RET &&
"Can only insert epilog into returning blocks"); "Can only insert epilog into returning blocks");
// insert LEAVE
MBBI = ++MBB.insert(MBBI, BuildMI(X86::LEAVE, 0));
// POP all callee-save registers in REVERSE ORDER // POP all callee-save registers in REVERSE ORDER
static const unsigned regs[] = { X86::EBX, X86::EDI, X86::ESI, static const unsigned regs[] = { X86::EBX, X86::EDI, X86::ESI,
MRegisterInfo::NoRegister }; MRegisterInfo::NoRegister };
@ -152,7 +155,4 @@ void X86RegisterInfo::emitEpilogue(MachineBasicBlock &MBB,
MachineInstr *MI = BuildMI(X86::POPr32, 0, regs[idx++]); MachineInstr *MI = BuildMI(X86::POPr32, 0, regs[idx++]);
MBBI = ++(MBB.insert(MBBI, MI)); MBBI = ++(MBB.insert(MBBI, MI));
} }
// insert LEAVE
MBB.insert(MBBI, BuildMI(X86::LEAVE, 0));
} }