RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-11-25 04:39:51 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix SPU to cope with vector insertelement to an undef position.

Browse Source 
We default to inserting to lane 0.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@105722 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Kalle Raiskila 2010-06-09 09:58:17 +00:00
parent c6166c6bca
commit 43d225dc8b
2 changed files with 21 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
lib/Target/CellSPU/SPUISelLowering.cpp
View File

@ -2056,14 +2056,19 @@ static SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &DAG) {
DebugLoc dl = Op.getDebugLoc(); DebugLoc dl = Op.getDebugLoc();
EVT VT = Op.getValueType(); EVT VT = Op.getValueType();
ConstantSDNode *CN = cast<ConstantSDNode>(IdxOp); // use 0 when the lane to insert to is 'undef'
assert(CN != 0 && "LowerINSERT_VECTOR_ELT: Index is not constant!"); int64_t Idx=0;
if (IdxOp.getOpcode() != ISD::UNDEF) {
ConstantSDNode *CN = cast<ConstantSDNode>(IdxOp);
assert(CN != 0 && "LowerINSERT_VECTOR_ELT: Index is not constant!");
Idx = (CN->getSExtValue());
}
EVT PtrVT = DAG.getTargetLoweringInfo().getPointerTy(); EVT PtrVT = DAG.getTargetLoweringInfo().getPointerTy();
// Use $sp ($1) because it's always 16-byte aligned and it's available: // Use $sp ($1) because it's always 16-byte aligned and it's available:
SDValue Pointer = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT, SDValue Pointer = DAG.getNode(SPUISD::IndirectAddr, dl, PtrVT,
DAG.getRegister(SPU::R1, PtrVT), DAG.getRegister(SPU::R1, PtrVT),
DAG.getConstant(CN->getSExtValue(), PtrVT)); DAG.getConstant(Idx, PtrVT));
SDValue ShufMask = DAG.getNode(SPUISD::SHUFFLE_MASK, dl, VT, Pointer); SDValue ShufMask = DAG.getNode(SPUISD::SHUFFLE_MASK, dl, VT, Pointer);
SDValue result = SDValue result =

15
test/CodeGen/CellSPU/vecinsert.ll
View File

@ -1,17 +1,19 @@
; RUN: llc < %s -march=cellspu > %t1.s ; RUN: llc < %s -march=cellspu > %t1.s
; RUN: grep cbd %t1.s | count 5 ; RUN: grep cbd %t1.s | count 5
; RUN: grep chd %t1.s | count 5 ; RUN: grep chd %t1.s | count 5
; RUN: grep cwd %t1.s | count 10 ; RUN: grep cwd %t1.s | count 11
; RUN: grep -w il %t1.s | count 5 ; RUN: grep -w il %t1.s | count 5
; RUN: grep -w ilh %t1.s | count 6 ; RUN: grep -w ilh %t1.s | count 6
; RUN: grep iohl %t1.s | count 1 ; RUN: grep iohl %t1.s | count 1
; RUN: grep ilhu %t1.s | count 4 ; RUN: grep ilhu %t1.s | count 4
; RUN: grep shufb %t1.s | count 26 ; RUN: grep shufb %t1.s | count 27
; RUN: grep 17219 %t1.s | count 1 ; RUN: grep 17219 %t1.s | count 1
; RUN: grep 22598 %t1.s | count 1 ; RUN: grep 22598 %t1.s | count 1
; RUN: grep -- -39 %t1.s | count 1 ; RUN: grep -- -39 %t1.s | count 1
; RUN: grep 24 %t1.s | count 1 ; RUN: grep 24 %t1.s | count 1
; RUN: grep 1159 %t1.s | count 1 ; RUN: grep 1159 %t1.s | count 1
; RUN: FileCheck %s < %t1.s
; ModuleID = 'vecinsert.bc' ; ModuleID = 'vecinsert.bc'
target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128" target datalayout = "E-p:32:32:128-f64:64:128-f32:32:128-i64:32:128-i32:32:128-i16:16:128-i8:8:128-i1:8:128-a0:0:128-v128:128:128"
target triple = "spu-unknown-elf" target triple = "spu-unknown-elf"
@ -118,3 +120,12 @@ entry:
store <2 x double> %tmp3, <2 x double>* %arrayidx store <2 x double> %tmp3, <2 x double>* %arrayidx
ret void ret void
} }
define <4 x i32> @undef_v4i32( i32 %param ) {
;CHECK: cwd
;CHECK: lqa
;CHECK: shufb
%val = insertelement <4 x i32> <i32 1, i32 2, i32 3, i32 4>, i32 %param, i32 undef
ret <4 x i32> %val
}