mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-13 14:47:00 +00:00
added a default isDef arg to SetMachineOperand method - Ruchira
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@350 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
773fc471bd
commit
45c171ee25
@ -42,27 +42,30 @@ MachineInstr::MachineInstr(MachineOpCode _opCode,
|
||||
void
|
||||
MachineInstr::SetMachineOperand(unsigned int i,
|
||||
MachineOperand::MachineOperandType operandType,
|
||||
Value* _val)
|
||||
Value* _val, bool isdef=false)
|
||||
{
|
||||
assert(i < operands.size());
|
||||
operands[i].Initialize(operandType, _val);
|
||||
operands[i].isDef = isdef;
|
||||
}
|
||||
|
||||
void
|
||||
MachineInstr::SetMachineOperand(unsigned int i,
|
||||
MachineOperand::MachineOperandType operandType,
|
||||
int64_t intValue)
|
||||
int64_t intValue, bool isdef=false)
|
||||
{
|
||||
assert(i < operands.size());
|
||||
operands[i].InitializeConst(operandType, intValue);
|
||||
operands[i].isDef = isdef;
|
||||
}
|
||||
|
||||
void
|
||||
MachineInstr::SetMachineOperand(unsigned int i,
|
||||
unsigned int regNum)
|
||||
unsigned int regNum, bool isdef=false)
|
||||
{
|
||||
assert(i < operands.size());
|
||||
operands[i].InitializeReg(regNum);
|
||||
operands[i].isDef = isdef;
|
||||
}
|
||||
|
||||
void
|
||||
|
Loading…
Reference in New Issue
Block a user