RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-11-26 05:00:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Fix obvious type-o

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@5932 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2003-04-25 05:23:10 +00:00
parent 2b5f2c1a64
commit 4deaf3b5c0
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/SparcV9/SparcV9InstrInfo.cpp
View File

@ -443,7 +443,7 @@ UltraSparcInstrInfo::CreateCodeToLoadConst(const TargetMachine& target,
if (opSize > destSize ||
(val->getType()->isSigned()
&& destSize < target.getTargetData().getIntegerRegize()))
&& destSize < target.getTargetData().getIntegerRegSize()))
{ // operand is larger than dest,
// OR both are equal but smaller than the full register size
// AND operand is signed, so it may have extra sign bits:

4
lib/Target/SparcV9/SparcV9InstrSelection.cpp
View File

@ -759,7 +759,7 @@ CreateShiftInstructions(const TargetMachine& target,
Value* shiftDest = destVal;
unsigned opSize = target.getTargetData().getTypeSize(argVal1->getType());
if ((shiftOpCode == SLL || shiftOpCode == SLLX)
&& opSize < target.getTargetData().getIntegerRegize())
&& opSize < target.getTargetData().getIntegerRegSize())
{ // put SLL result into a temporary
shiftDest = new TmpInstruction(argVal1, optArgVal2, "sllTmp");
mcfi.addTemp(shiftDest);
@ -2305,7 +2305,7 @@ GetInstructionsByRule(InstructionNode* subtreeRoot,
.addReg(dest, MOTy::Def);
mvec.push_back(M);
}
else if (destSize < target.getTargetData().getIntegerRegize())
else if (destSize < target.getTargetData().getIntegerRegSize())
assert(0 && "Unsupported type size: 32 < size < 64 bits");
}
}