RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-01-31 15:53:42 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

* Added documentation in the file header

Browse Source 
* Shorten assert() text to make it fit within 80 cols


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15508 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Misha Brukman 2004-08-04 22:07:54 +00:00
parent 33066e97a0
commit 4e4f8631f6
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
utils/TableGen/CodeEmitterGen.cpp
View File

@ -7,7 +7,9 @@
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
// //
// FIXME: Document. // CodeEmitterGen uses the descriptions of instructions and their fields to
// construct an automated code emitter: a function that, given a MachineInstr,
// returns the (currently, 32-bit unsigned) value of the instruction.
// //
//===----------------------------------------------------------------------===// //===----------------------------------------------------------------------===//
@ -152,7 +154,7 @@ void CodeEmitterGen::run(std::ostream &o) {
<< " &= (1<<" << beginBitInVar+1 << ") - 1;\n"; << " &= (1<<" << beginBitInVar+1 << ") - 1;\n";
// Shift the value to the correct place (according to place in inst) // Shift the value to the correct place (according to place in inst)
assert(endBitInInst >= 0 && "Negative shift amount in inst position!"); assert(endBitInInst >= 0 && "Negative shift amount!");
if (endBitInInst != 0) if (endBitInInst != 0)
o << " op" << OpOrder[Vals[i].getName()] o << " op" << OpOrder[Vals[i].getName()]
<< " <<= " << endBitInInst << ";\n"; << " <<= " << endBitInInst << ";\n";