mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-08 21:10:35 +00:00
[Hexagon] Adding test to make sure labels and register pairs are correctly parsed.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@252968 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a9eb339a53
commit
4fadb877b4
26
test/MC/Hexagon/labels.s
Normal file
26
test/MC/Hexagon/labels.s
Normal file
@ -0,0 +1,26 @@
|
||||
# RUN: llvm-mc -triple=hexagon -filetype=asm -o - %s | FileCheck %s
|
||||
|
||||
# CHECK: a:
|
||||
a:
|
||||
|
||||
# CHECK: r1:
|
||||
r1:
|
||||
|
||||
# CHECK: r3:
|
||||
# CHECK: nop
|
||||
r3:nop
|
||||
|
||||
# CHECK: r5:4 = combine(r5, r4)
|
||||
r5:4 = r5:4
|
||||
|
||||
# CHECK: r0 = r1
|
||||
# CHECK: p0 = tstbit(r0, #10)
|
||||
# CHECK: if (!p0) jump
|
||||
1:r0=r1; p0=tstbit(r0, #10); if !p0 jump 1b;
|
||||
|
||||
# CHECK: nop
|
||||
# CHECK: r1 = add(r1, #4)
|
||||
# CHECK: r5 = memw(r1 + #0)
|
||||
# CHECK: endloop0
|
||||
b: { r5 = memw(r1)
|
||||
r1 = add(r1, #4) } : endloop0
|
Loading…
Reference in New Issue
Block a user