RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-01-09 21:50:50 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

AMDGPU: Fix warnings introduced by r310336

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@310337 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Tom Stellard 2017-08-08 05:52:00 +00:00
parent 39aad0ab08
commit 56199e7135
1 changed files with 2 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
lib/Target/AMDGPU/AMDGPUISelDAGToDAG.cpp
View File

@ -383,7 +383,6 @@ static bool getConstantValue(SDValue N, uint32_t &Out) {
} }
void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) { void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) {
unsigned Opc = N->getOpcode();
EVT VT = N->getValueType(0); EVT VT = N->getValueType(0);
unsigned NumVectorElts = VT.getVectorNumElements(); unsigned NumVectorElts = VT.getVectorNumElements();
EVT EltVT = VT.getVectorElementType(); EVT EltVT = VT.getVectorElementType();
@ -420,7 +419,7 @@ void AMDGPUDAGToDAGISel::SelectBuildVector(SDNode *N, unsigned RegClassID) {
} }
if (NOps != NumVectorElts) { if (NOps != NumVectorElts) {
// Fill in the missing undef elements if this was a scalar_to_vector. // Fill in the missing undef elements if this was a scalar_to_vector.
assert(Opc == ISD::SCALAR_TO_VECTOR && NOps < NumVectorElts); assert(N->getOpcode() == ISD::SCALAR_TO_VECTOR && NOps < NumVectorElts);
MachineSDNode *ImpDef = CurDAG->getMachineNode(TargetOpcode::IMPLICIT_DEF, MachineSDNode *ImpDef = CurDAG->getMachineNode(TargetOpcode::IMPLICIT_DEF,
DL, EltVT); DL, EltVT);
for (unsigned i = NOps; i < NumVectorElts; ++i) { for (unsigned i = NOps; i < NumVectorElts; ++i) {
@ -481,7 +480,6 @@ void AMDGPUDAGToDAGISel::Select(SDNode *N) {
case ISD::BUILD_VECTOR: { case ISD::BUILD_VECTOR: {
EVT VT = N->getValueType(0); EVT VT = N->getValueType(0);
unsigned NumVectorElts = VT.getVectorNumElements(); unsigned NumVectorElts = VT.getVectorNumElements();
EVT EltVT = VT.getVectorElementType();
if (VT == MVT::v2i16 || VT == MVT::v2f16) { if (VT == MVT::v2i16 || VT == MVT::v2f16) {
if (Opc == ISD::BUILD_VECTOR) { if (Opc == ISD::BUILD_VECTOR) {
@ -498,7 +496,7 @@ void AMDGPUDAGToDAGISel::Select(SDNode *N) {
break; break;
} }
assert(EltVT.bitsEq(MVT::i32)); assert(VT.getVectorElementType().bitsEq(MVT::i32));
unsigned RegClassID = selectSGPRVectorRegClassID(NumVectorElts); unsigned RegClassID = selectSGPRVectorRegClassID(NumVectorElts);
SelectBuildVector(N, RegClassID); SelectBuildVector(N, RegClassID);
return; return;