RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-14 23:48:56 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Remove unnecessary checking of register operands.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@140872 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Akira Hatanaka 2011-09-30 19:18:24 +00:00
parent c7bafe9241
commit 5773fd52ef
2 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
test/CodeGen/Mips/madd-msub.ll
View File

@ -1,6 +1,6 @@
; RUN: llc -march=mips < %s | FileCheck %s
; CHECK: madd $5, $4
; CHECK: madd
define i64 @madd1(i32 %a, i32 %b, i32 %c) nounwind readnone {
entry:
%conv = sext i32 %a to i64
@ -11,7 +11,7 @@ entry:
ret i64 %add
}
; CHECK: maddu $5, $4
; CHECK: maddu
define i64 @madd2(i32 %a, i32 %b, i32 %c) nounwind readnone {
entry:
%conv = zext i32 %a to i64
@ -22,7 +22,7 @@ entry:
ret i64 %add
}
; CHECK: madd $5, $4
; CHECK: madd
define i64 @madd3(i32 %a, i32 %b, i64 %c) nounwind readnone {
entry:
%conv = sext i32 %a to i64
@ -32,7 +32,7 @@ entry:
ret i64 %add
}
; CHECK: msub $5, $4
; CHECK: msub
define i64 @msub1(i32 %a, i32 %b, i32 %c) nounwind readnone {
entry:
%conv = sext i32 %c to i64
@ -43,7 +43,7 @@ entry:
ret i64 %sub
}
; CHECK: msubu $5, $4
; CHECK: msubu
define i64 @msub2(i32 %a, i32 %b, i32 %c) nounwind readnone {
entry:
%conv = zext i32 %c to i64
@ -54,7 +54,7 @@ entry:
ret i64 %sub
}
; CHECK: msub $5, $4
; CHECK: msub
define i64 @msub3(i32 %a, i32 %b, i64 %c) nounwind readnone {
entry:
%conv = sext i32 %a to i64

2
test/CodeGen/Mips/rotate.ll
View File

@ -1,6 +1,6 @@
; RUN: llc -march=mips -mcpu=4ke < %s | FileCheck %s
; CHECK: rotrv $2, $4, $2
; CHECK: rotrv $2, $4
define i32 @rot0(i32 %a, i32 %b) nounwind readnone {
entry:
%shl = shl i32 %a, %b