Get rid of flags that are dead

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@18169 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-11-23 20:37:41 +00:00
parent 8f9e6d6ed2
commit 583e32b653
4 changed files with 38 additions and 52 deletions

View File

@ -24,9 +24,8 @@ include "PowerPCInstrInfo.td"
def PowerPCInstrInfo : InstrInfo { def PowerPCInstrInfo : InstrInfo {
let PHIInst = PHI; let PHIInst = PHI;
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type", let TSFlagsFields = [ "VMX", "PPC64" ];
"Arg3Type", "Arg4Type", "VMX", "PPC64"]; let TSFlagsShifts = [ 0, 1 ];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1; let isLittleEndianEncoding = 1;
} }

View File

@ -24,9 +24,8 @@ include "PowerPCInstrInfo.td"
def PowerPCInstrInfo : InstrInfo { def PowerPCInstrInfo : InstrInfo {
let PHIInst = PHI; let PHIInst = PHI;
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type", let TSFlagsFields = [ "VMX", "PPC64" ];
"Arg3Type", "Arg4Type", "VMX", "PPC64"]; let TSFlagsShifts = [ 0, 1 ];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1; let isLittleEndianEncoding = 1;
} }

View File

@ -24,9 +24,8 @@ include "PowerPCInstrInfo.td"
def PowerPCInstrInfo : InstrInfo { def PowerPCInstrInfo : InstrInfo {
let PHIInst = PHI; let PHIInst = PHI;
let TSFlagsFields = ["ArgCount", "Arg0Type", "Arg1Type", "Arg2Type", let TSFlagsFields = [ "VMX", "PPC64" ];
"Arg3Type", "Arg4Type", "VMX", "PPC64"]; let TSFlagsShifts = [ 0, 1 ];
let TSFlagsShifts = [ 0, 3, 8, 13, 18, 23, 28, 29 ];
let isLittleEndianEncoding = 1; let isLittleEndianEncoding = 1;
} }

View File

@ -18,49 +18,38 @@
#include "llvm/Target/TargetInstrInfo.h" #include "llvm/Target/TargetInstrInfo.h"
namespace llvm { namespace llvm {
namespace PPCII {
namespace PPCII { enum {
enum { VMX = 1 << 0,
ArgCountShift = 0, PPC64 = 1 << 1,
ArgCountMask = 7, };
Arg0TypeShift = 3, enum {
Arg1TypeShift = 8, None = 0,
Arg2TypeShift = 13, Gpr = 1,
Arg3TypeShift = 18, Gpr0 = 2,
Arg4TypeShift = 23, Simm16 = 3,
VMX = 1<<28, Zimm16 = 4,
PPC64 = 1<<29, PCRelimm24 = 5,
ArgTypeMask = 31 Imm24 = 6,
}; Imm5 = 7,
PCRelimm14 = 8,
enum { Imm14 = 9,
None = 0, Imm2 = 10,
Gpr = 1, Crf = 11,
Gpr0 = 2, Imm3 = 12,
Simm16 = 3, Imm1 = 13,
Zimm16 = 4, Fpr = 14,
PCRelimm24 = 5, Imm4 = 15,
Imm24 = 6, Imm8 = 16,
Imm5 = 7, Disimm16 = 17,
PCRelimm14 = 8, Disimm14 = 18,
Imm14 = 9, Spr = 19,
Imm2 = 10, Sgr = 20,
Crf = 11, Imm15 = 21,
Imm3 = 12, Vpr = 22
Imm1 = 13, };
Fpr = 14, }
Imm4 = 15,
Imm8 = 16,
Disimm16 = 17,
Disimm14 = 18,
Spr = 19,
Sgr = 20,
Imm15 = 21,
Vpr = 22
};
}
} }
#endif #endif