RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-15 07:59:57 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[X86] Add support for mmword memory operand size for Intel-syntax x86 assembly

Browse Source 
Differential Revision: http://reviews.llvm.org/D12151


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@245835 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Michael Zuckerman 2015-08-24 10:26:54 +00:00
parent 67a54d2081
commit 59dfeede45
2 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/Target/X86/AsmParser/X86AsmParser.cpp
View File

@ -1049,8 +1049,8 @@ static unsigned getIntelMemOperandSize(StringRef OpStr) {
.Cases("WORD", "word", 16)
.Cases("DWORD", "dword", 32)
.Cases("QWORD", "qword", 64)
.Cases("MMWORD","mmword", 64)
.Cases("XWORD", "xword", 80)
//
.Cases("TBYTE", "tbyte", 80)
.Cases("XMMWORD", "xmmword", 128)
.Cases("YMMWORD", "ymmword", 256)

3
test/MC/X86/intel-syntax.s
View File

@ -705,6 +705,9 @@ repnz cmpsb
sal eax, 123
// CHECK: shll $123, %eax
psignw mm0, MMWORD PTR t2
// CHECK: psignw t2, %mm0
comisd xmm0, QWORD PTR [eax]
comiss xmm0, DWORD PTR [eax]
vcomisd xmm0, QWORD PTR [eax]