RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-27 14:45:50 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Provide vext.{16,32}

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@79620 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Anton Korobeynikov 2009-08-21 12:40:21 +00:00
parent d0ac234b1b
commit 5da894f5c4
2 changed files with 23 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
lib/Target/ARM/ARMISelLowering.cpp
View File

@ -2371,9 +2371,6 @@ static bool isVEXTMask(const SmallVectorImpl<int> &M, EVT VT,
if (ReverseVEXT)
Imm -= NumElts;
// VEXT only handles 8-bit elements so scale the index for larger elements.
Imm *= VT.getVectorElementType().getSizeInBits() / 8;
return true;
}

33
lib/Target/ARM/ARMInstrNEON.td
View File

@ -1949,16 +1949,29 @@ def VREV16q8 : VREV16Q<0b00, "vrev16.8", v16i8>;
// VEXT : Vector Extract
def VEXTd : N3V<0,1,0b11,0b0000,0,0, (outs DPR:$dst),
(ins DPR:$lhs, DPR:$rhs, i32imm:$index), NoItinerary,
"vext.8\t$dst, $lhs, $rhs, $index", "",
[(set DPR:$dst, (v8i8 (NEONvext (v8i8 DPR:$lhs),
(v8i8 DPR:$rhs), imm:$index)))]>;
def VEXTq : N3V<0,1,0b11,0b0000,1,0, (outs QPR:$dst),
(ins QPR:$lhs, QPR:$rhs, i32imm:$index), NoItinerary,
"vext.8\t$dst, $lhs, $rhs, $index", "",
[(set QPR:$dst, (v16i8 (NEONvext (v16i8 QPR:$lhs),
(v16i8 QPR:$rhs), imm:$index)))]>;
class VEXTd<string OpcodeStr, ValueType Ty>
: N3V<0,1,0b11,0b0000,0,0, (outs DPR:$dst),
(ins DPR:$lhs, DPR:$rhs, i32imm:$index), NoItinerary,
!strconcat(OpcodeStr, "\t$dst, $lhs, $rhs, $index"), "",
[(set DPR:$dst, (Ty (NEONvext (Ty DPR:$lhs),
(Ty DPR:$rhs), imm:$index)))]>;
class VEXTq<string OpcodeStr, ValueType Ty>
: N3V<0,1,0b11,0b0000,1,0, (outs QPR:$dst),
(ins QPR:$lhs, QPR:$rhs, i32imm:$index), NoItinerary,
!strconcat(OpcodeStr, "\t$dst, $lhs, $rhs, $index"), "",
[(set QPR:$dst, (Ty (NEONvext (Ty QPR:$lhs),
(Ty QPR:$rhs), imm:$index)))]>;
def VEXTd8 : VEXTd<"vext.8", v8i8>;
def VEXTd16 : VEXTd<"vext.16", v4i16>;
def VEXTd32 : VEXTd<"vext.32", v2i32>;
def VEXTdf : VEXTd<"vext.32", v2f32>;
def VEXTq8 : VEXTq<"vext.8", v16i8>;
def VEXTq16 : VEXTq<"vext.16", v8i16>;
def VEXTq32 : VEXTq<"vext.32", v4i32>;
def VEXTqf : VEXTq<"vext.32", v4f32>;
// VTRN : Vector Transpose