RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-14 15:39:06 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

More explicit keywords.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@40757 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2007-08-02 21:21:54 +00:00
parent 7f55fcbc6b
commit 61e729e2e9
8 changed files with 8 additions and 8 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/BranchFolding.cpp
View File

@ -46,7 +46,7 @@ namespace {
struct BranchFolder : public MachineFunctionPass {
static char ID;
BranchFolder(bool defaultEnableTailMerge) :
explicit BranchFolder(bool defaultEnableTailMerge) :
MachineFunctionPass((intptr_t)&ID) {
switch (FlagEnableTailMerge) {
case cl::BOU_UNSET: EnableTailMerge = defaultEnableTailMerge; break;

2
lib/CodeGen/VirtRegMap.h
View File

@ -75,7 +75,7 @@ namespace llvm {
void operator=(const VirtRegMap&); // DO NOT IMPLEMENT
public:
VirtRegMap(MachineFunction &mf);
explicit VirtRegMap(MachineFunction &mf);
void grow();

2
lib/Target/ARM/ARMISelLowering.h
View File

@ -76,7 +76,7 @@ namespace llvm {
class ARMTargetLowering : public TargetLowering {
int VarArgsFrameIndex; // FrameIndex for start of varargs area.
public:
ARMTargetLowering(TargetMachine &TM);
explicit ARMTargetLowering(TargetMachine &TM);
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);
virtual const char *getTargetNodeName(unsigned Opcode) const;

2
lib/Target/Alpha/AlphaISelLowering.h
View File

@ -64,7 +64,7 @@ namespace llvm {
int VarArgsBase; // What is the base FrameIndex
bool useITOF;
public:
AlphaTargetLowering(TargetMachine &TM);
explicit AlphaTargetLowering(TargetMachine &TM);
/// LowerOperation - Provide custom lowering hooks for some operations.
///

2
lib/Target/IA64/IA64ISelLowering.h
View File

@ -43,7 +43,7 @@ namespace llvm {
unsigned GP, SP, RP; // FIXME - clean this mess up
public:
IA64TargetLowering(TargetMachine &TM);
explicit IA64TargetLowering(TargetMachine &TM);
unsigned VirtGPR; // this is public so it can be accessed in the selector
// for ISD::RET. add an accessor instead? FIXME

2
lib/Target/Mips/MipsISelLowering.h
View File

@ -53,7 +53,7 @@ namespace llvm {
// const MipsSubtarget &MipsSubTarget;
public:
MipsTargetLowering(MipsTargetMachine &TM);
explicit MipsTargetLowering(MipsTargetMachine &TM);
/// LowerOperation - Provide custom lowering hooks for some operations.
virtual SDOperand LowerOperation(SDOperand Op, SelectionDAG &DAG);

2
lib/Target/PowerPC/PPCISelLowering.h
View File

@ -186,7 +186,7 @@ namespace llvm {
int ReturnAddrIndex; // FrameIndex for return slot.
const PPCSubtarget &PPCSubTarget;
public:
PPCTargetLowering(PPCTargetMachine &TM);
explicit PPCTargetLowering(PPCTargetMachine &TM);
/// getTargetNodeName() - This method returns the name of a target specific
/// DAG node.

2
lib/Target/X86/X86ISelLowering.h
View File

@ -286,7 +286,7 @@ namespace llvm {
int BytesToPopOnReturn; // Number of arg bytes ret should pop.
int BytesCallerReserves; // Number of arg bytes caller makes.
public:
X86TargetLowering(TargetMachine &TM);
explicit X86TargetLowering(TargetMachine &TM);
// Return the number of bytes that a function should pop when it returns (in
// addition to the space used by the return address).