mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-06 03:38:34 +00:00
Add SSA verification to MachineVerifier.
Somehow we never verified SSA dominance before. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@152458 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1efd6b94a9
commit
64ffa83c9b
@ -1014,8 +1014,18 @@ void MachineVerifier::visitMachineFunctionAfter() {
|
||||
}
|
||||
|
||||
// Now check liveness info if available
|
||||
if (LiveVars || LiveInts)
|
||||
calcRegsRequired();
|
||||
calcRegsRequired();
|
||||
|
||||
if (MRI->isSSA() && !MF->empty()) {
|
||||
BBInfo &MInfo = MBBInfoMap[&MF->front()];
|
||||
for (RegSet::iterator
|
||||
I = MInfo.vregsRequired.begin(), E = MInfo.vregsRequired.end(); I != E;
|
||||
++I) {
|
||||
report("Virtual register def doesn't dominate all uses.", MF);
|
||||
*OS << "- register:\t" << PrintReg(*I) << '\n';
|
||||
}
|
||||
}
|
||||
|
||||
if (LiveVars)
|
||||
verifyLiveVariables();
|
||||
if (LiveInts)
|
||||
|
Loading…
Reference in New Issue
Block a user