mirror of
https://github.com/RPCS3/llvm.git
synced 2025-02-23 12:11:58 +00:00
Fix ubsan failures in lane mask shifts
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@289826 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
a533d6cc52
commit
65440dd40b
@ -778,8 +778,10 @@ RegisterInfoEmitter::emitComposeSubRegIndexLaneMask(raw_ostream &OS,
|
||||
" LaneBitmask Result;\n"
|
||||
" for (const MaskRolOp *Ops = CompositeSequences[IdxA]; !Ops->Mask.none(); ++Ops) {\n"
|
||||
" LaneBitmask::Type M = LaneMask.getAsInteger() & Ops->Mask.getAsInteger();\n"
|
||||
" unsigned S = Ops->RotateLeft;\n"
|
||||
" Result |= LaneBitmask((M << S) | (M >> (LaneBitmask::BitWidth - S)));\n"
|
||||
" if (unsigned S = Ops->RotateLeft)\n"
|
||||
" Result |= LaneBitmask((M << S) | (M >> (LaneBitmask::BitWidth - S)));\n"
|
||||
" else\n"
|
||||
" Result |= LaneBitmask(M);\n"
|
||||
" }\n"
|
||||
" return Result;\n"
|
||||
"}\n\n";
|
||||
@ -793,8 +795,10 @@ RegisterInfoEmitter::emitComposeSubRegIndexLaneMask(raw_ostream &OS,
|
||||
" LaneBitmask Result;\n"
|
||||
" for (const MaskRolOp *Ops = CompositeSequences[IdxA]; !Ops->Mask.none(); ++Ops) {\n"
|
||||
" LaneBitmask::Type M = LaneMask.getAsInteger();\n"
|
||||
" unsigned S = Ops->RotateLeft;\n"
|
||||
" Result |= LaneBitmask((M >> S) | (M << (LaneBitmask::BitWidth - S)));\n"
|
||||
" if (unsigned S = Ops->RotateLeft)\n"
|
||||
" Result |= LaneBitmask((M >> S) | (M << (LaneBitmask::BitWidth - S)));\n"
|
||||
" else\n"
|
||||
" Result |= LaneBitmask(M);\n"
|
||||
" }\n"
|
||||
" return Result;\n"
|
||||
"}\n\n";
|
||||
|
Loading…
x
Reference in New Issue
Block a user