mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-14 23:48:56 +00:00
Fix order of operands on a store from reg to [reg+offset].
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@4857 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
9f729a30b2
commit
6877dd3fb0
@ -31,8 +31,8 @@ X86RegisterInfo::storeReg2RegOffset(MachineBasicBlock *MBB,
|
||||
unsigned ImmOffset, unsigned dataSize)
|
||||
const
|
||||
{
|
||||
MachineInstr *MI = addRegOffset(BuildMI(X86::MOVrm32, 5).addReg(SrcReg),
|
||||
DestReg, ImmOffset);
|
||||
MachineInstr *MI = addRegOffset(BuildMI(X86::MOVrm32, 5),
|
||||
DestReg, ImmOffset).addReg(SrcReg);
|
||||
return ++(MBB->insert(MBBI, MI));
|
||||
}
|
||||
|
||||
|
Loading…
Reference in New Issue
Block a user