mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-18 16:03:17 +00:00
Always break upon finding a vreg operand (in Release as well as +Asserts). Remove assertion which can no longer trigger.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@148984 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
74423e32ce
commit
6c76e80753
@ -819,13 +819,8 @@ unsigned LiveIntervals::getReMatImplicitUse(const LiveInterval &li,
|
||||
if (TargetRegisterInfo::isPhysicalRegister(Reg) &&
|
||||
!allocatableRegs_[Reg])
|
||||
continue;
|
||||
// FIXME: For now, only remat MI with at most one register operand.
|
||||
assert(!RegOp &&
|
||||
"Can't rematerialize instruction with multiple register operand!");
|
||||
RegOp = MO.getReg();
|
||||
#ifdef NDEBUG
|
||||
break;
|
||||
#endif
|
||||
break; // Found vreg operand - leave the loop.
|
||||
}
|
||||
return RegOp;
|
||||
}
|
||||
|
Loading…
x
Reference in New Issue
Block a user