mirror of
https://github.com/RPCS3/llvm.git
synced 2025-02-03 17:24:24 +00:00
fix inverted conditional
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@27089 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
ff70fe61ed
commit
7255a54561
@ -599,7 +599,7 @@ SDOperand SelectionDAGLowering::getValue(const Value *V) {
|
||||
assert(TLI.isTypeLegal(TVT) &&
|
||||
"FIXME: Cannot handle illegal vector types here yet!");
|
||||
VT = TVT;
|
||||
}
|
||||
}
|
||||
|
||||
MVT::ValueType DestVT = TLI.getTypeToTransformTo(VT);
|
||||
|
||||
@ -1015,7 +1015,7 @@ static bool IntrinsicCannotAccessMemory(unsigned IntrinsicID) {
|
||||
/// node.
|
||||
void SelectionDAGLowering::visitTargetIntrinsic(CallInst &I,
|
||||
unsigned Intrinsic) {
|
||||
bool HasChain = IntrinsicCannotAccessMemory(Intrinsic);
|
||||
bool HasChain = !IntrinsicCannotAccessMemory(Intrinsic);
|
||||
|
||||
// Build the operand list.
|
||||
std::vector<SDOperand> Ops;
|
||||
|
Loading…
x
Reference in New Issue
Block a user