RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-04-13 19:40:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[Hexagon] Disable expanding MUX instructions that define a subregister

Browse Source 
The code in HexagonExpandCondsets.cpp does not handle those cases at the
moment.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@271281 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Krzysztof Parzyszek 2016-05-31 14:27:10 +00:00
parent 4c77296fb2
commit 72f099b5f0
1 changed files with 5 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
lib/Target/Hexagon/HexagonExpandCondsets.cpp
View File

@ -991,6 +991,11 @@ bool HexagonExpandCondsets::predicate(MachineInstr *TfrI, bool Cond) {
// some registers, which would complicate the transformation considerably. // some registers, which would complicate the transformation considerably.
if (!MS.isKill()) if (!MS.isKill())
return false; return false;
// Avoid predicating instructions that define a subregister. The code
// does not handle correctly cases where both subregisters of a register
// are defined by a condset.
if (MD.getSubReg())
return false;
RegisterRef RT(MS); RegisterRef RT(MS);
unsigned PredR = MP.getReg(); unsigned PredR = MP.getReg();