mirror of
https://github.com/RPCS3/llvm.git
synced 2025-01-15 14:28:25 +00:00
Add a textual message to the assert.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@121349 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
9702e6075c
commit
766a63d20e
@ -720,7 +720,8 @@ void ARMAsmPrinter::EmitInstruction(const MachineInstr *MI) {
|
||||
case ARM::t2ADDrSPi12:
|
||||
case ARM::t2SUBrSPi:
|
||||
case ARM::t2SUBrSPi12:
|
||||
assert (MI->getOperand(1).getReg() == ARM::SP);
|
||||
assert ((MI->getOperand(1).getReg() == ARM::SP) &&
|
||||
"Unexpected source register!");
|
||||
break;
|
||||
|
||||
case ARM::t2MOVi32imm: assert(0 && "Should be lowered by thumb2it pass");
|
||||
|
Loading…
x
Reference in New Issue
Block a user