RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-01-02 17:58:26 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

More notes

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@25845 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2006-01-31 07:43:33 +00:00
parent a45b4925e1
commit 76e7a441cf
2 changed files with 30 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
lib/Target/Sparc/README.txt
View File

@ -37,4 +37,18 @@ t1:
1) should be replaced with a brz in V9 mode.
* Same as above, but emit conditional move on register zero (p192) in V9 mode.
* Same as above, but emit conditional move on register zero (p192) in V9
mode. Testcase:
int %t1(int %a, int %b) {
%C = seteq int %a, 0
%D = select bool %C, int %a, int %b
ret int %D
}
* Emit MULX/[SU]DIVX instructions in V9 mode instead of fiddling
with the Y register, if they are faster.
* Codegen bswap(load)/store(bswap) -> load/store ASI

16
lib/Target/SparcV8/README.txt
View File

@ -37,4 +37,18 @@ t1:
1) should be replaced with a brz in V9 mode.
* Same as above, but emit conditional move on register zero (p192) in V9 mode.
* Same as above, but emit conditional move on register zero (p192) in V9
mode. Testcase:
int %t1(int %a, int %b) {
%C = seteq int %a, 0
%D = select bool %C, int %a, int %b
ret int %D
}
* Emit MULX/[SU]DIVX instructions in V9 mode instead of fiddling
with the Y register, if they are faster.
* Codegen bswap(load)/store(bswap) -> load/store ASI