mirror of
https://github.com/RPCS3/llvm.git
synced 2025-02-06 10:38:54 +00:00
Teach x86 fast-isel to use AVX opcodes for vector stores when AVX is enabled.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@186496 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
1e65bf2628
commit
77c95b6b95
@ -264,24 +264,24 @@ X86FastISel::X86FastEmitStore(EVT VT, unsigned ValReg,
|
||||
break;
|
||||
case MVT::v4f32:
|
||||
if (Aligned)
|
||||
Opc = X86::MOVAPSmr;
|
||||
Opc = Subtarget->hasAVX() ? X86::VMOVAPSmr : X86::MOVAPSmr;
|
||||
else
|
||||
Opc = X86::MOVUPSmr;
|
||||
Opc = Subtarget->hasAVX() ? X86::VMOVUPSmr : X86::MOVUPSmr;
|
||||
break;
|
||||
case MVT::v2f64:
|
||||
if (Aligned)
|
||||
Opc = X86::MOVAPSmr;
|
||||
Opc = Subtarget->hasAVX() ? X86::VMOVAPSmr : X86::MOVAPSmr;
|
||||
else
|
||||
Opc = X86::MOVUPSmr;
|
||||
Opc = Subtarget->hasAVX() ? X86::VMOVUPSmr : X86::MOVUPSmr;
|
||||
break;
|
||||
case MVT::v4i32:
|
||||
case MVT::v2i64:
|
||||
case MVT::v8i16:
|
||||
case MVT::v16i8:
|
||||
if (Aligned)
|
||||
Opc = X86::MOVDQAmr;
|
||||
Opc = Subtarget->hasAVX() ? X86::VMOVDQAmr : X86::MOVDQAmr;
|
||||
else
|
||||
Opc = X86::MOVDQUmr;
|
||||
Opc = Subtarget->hasAVX() ? X86::VMOVDQUmr : X86::MOVDQUmr;
|
||||
break;
|
||||
}
|
||||
|
||||
|
Loading…
x
Reference in New Issue
Block a user