RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-11-26 05:00:39 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Make this HTML 4.01 strict

Browse Source 
Update to reflect changes to the 'Register' tblgen class.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@16392 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Chris Lattner 2004-09-18 06:28:07 +00:00
parent 60ec2655bb
commit 7a2fd89cca
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
docs/WritingAnLLVMBackend.html
View File

@ -16,7 +16,7 @@
<li><a href="#intro">Introduction</a>
<li><a href="#backends">Writing a backend</a>
<ol>
<li><a href="#machine">Machine backends</a></li>
<li><a href="#machine">Machine backends</a>
<ol>
<li><a href="#machineTOC">Outline</a></li>
<li><a href="#machineDetails">Implementation details</a></li>
@ -148,15 +148,15 @@ architected registers.</p>
<div class="doc_code">
<pre>
// class Register is defined in Target.td
<b>class</b> <em>Target</em>Reg : Register {
<b>class</b> <em>Target</em>Reg&lt;string name&gt; : Register&lt;name&gt; {
<b>let</b> Namespace = "<em>Target</em>";
}
<b>class</b> IntReg&lt;<b>bits</b>&lt;5&gt; num&gt; : <em>Target</em>Reg {
<b>class</b> IntReg&lt;<b>bits</b>&lt;5&gt; num, string name&gt; : <em>Target</em>Reg&lt;name&gt; {
<b>field</b> <b>bits</b>&lt;5&gt; Num = num;
}
<b>def</b> R0 : IntReg&lt;0&gt;;
<b>def</b> R0 : IntReg&lt;0, "%R0"&gt;;
...
// class RegisterClass is defined in Target.td