mirror of
https://github.com/RPCS3/llvm.git
synced 2024-12-24 13:06:56 +00:00
Do not assert when trying to add a meta data operand with
MachineInstr::addOperand(). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@192707 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
parent
62e87cb241
commit
862385112e
@ -647,11 +647,12 @@ void MachineInstr::addOperand(MachineFunction &MF, const MachineOperand &Op) {
|
||||
}
|
||||
}
|
||||
|
||||
bool isMetaDataOp = Op.getType() == MachineOperand::MO_Metadata;
|
||||
// OpNo now points as the desired insertion point. Unless this is a variadic
|
||||
// instruction, only implicit regs are allowed beyond MCID->getNumOperands().
|
||||
// RegMask operands go between the explicit and implicit operands.
|
||||
assert((isImpReg || Op.isRegMask() || MCID->isVariadic() ||
|
||||
OpNo < MCID->getNumOperands()) &&
|
||||
OpNo < MCID->getNumOperands() || isMetaDataOp) &&
|
||||
"Trying to add an operand to a machine instr that is already done!");
|
||||
|
||||
MachineRegisterInfo *MRI = getRegInfo();
|
||||
|
Loading…
Reference in New Issue
Block a user