RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-11-25 04:39:51 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

[DAGCombiner] Fix type in comment. NFC

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@327916 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2018-03-19 22:25:26 +00:00
parent b76a2f8b81
commit a1b5897aa3
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
lib/CodeGen/SelectionDAG/DAGCombiner.cpp
View File

@ -8459,7 +8459,7 @@ SDValue DAGCombiner::visitSIGN_EXTEND_INREG(SDNode *N) {
return DAG.getNode(ISD::SIGN_EXTEND, SDLoc(N), VT, N00, N1); return DAG.getNode(ISD::SIGN_EXTEND, SDLoc(N), VT, N00, N1);
} }
// fold (sext_in_reg (*_extend_vector_inreg x)) -> (sext_vector_in_reg x) // fold (sext_in_reg (*_extend_vector_inreg x)) -> (sext_vector_inreg x)
if ((N0.getOpcode() == ISD::ANY_EXTEND_VECTOR_INREG || if ((N0.getOpcode() == ISD::ANY_EXTEND_VECTOR_INREG ||
N0.getOpcode() == ISD::SIGN_EXTEND_VECTOR_INREG || N0.getOpcode() == ISD::SIGN_EXTEND_VECTOR_INREG ||
N0.getOpcode() == ISD::ZERO_EXTEND_VECTOR_INREG) && N0.getOpcode() == ISD::ZERO_EXTEND_VECTOR_INREG) &&