RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-03-04 00:29:28 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Add movd instructions to move from MMX registers

Browse Source 
to 64-bit GPR registers on x86-64.


git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@49757 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Dan Gohman 2008-04-15 23:55:07 +00:00
parent d6bb296d4f
commit a630f4ed91
2 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
lib/Target/X86/X86InstrMMX.td
View File

@ -166,6 +166,10 @@ let neverHasSideEffects = 1 in
def MMX_MOVD64to64rr : MMXRI<0x6E, MRMSrcReg, (outs VR64:$dst), (ins GR64:$src),
"movd\t{$src, $dst|$dst, $src}", []>;
let neverHasSideEffects = 1 in
def MMX_MOVD64from64rr : MMXRI<0x6E, MRMSrcReg, (outs GR64:$dst), (ins VR64:$src),
"movd\t{$src, $dst|$dst, $src}", []>;
let neverHasSideEffects = 1 in
def MMX_MOVQ64rr : MMXI<0x6F, MRMSrcReg, (outs VR64:$dst), (ins VR64:$src),
"movq\t{$src, $dst|$dst, $src}", []>;
@ -548,6 +552,14 @@ def : Pat<(v4i16 (bitconvert (i64 GR64:$src))),
(MMX_MOVD64to64rr GR64:$src)>;
def : Pat<(v8i8 (bitconvert (i64 GR64:$src))),
(MMX_MOVD64to64rr GR64:$src)>;
def : Pat<(i64 (bitconvert (v1i64 VR64:$src))),
(MMX_MOVD64from64rr VR64:$src)>;
def : Pat<(i64 (bitconvert (v2i32 VR64:$src))),
(MMX_MOVD64from64rr VR64:$src)>;
def : Pat<(i64 (bitconvert (v4i16 VR64:$src))),
(MMX_MOVD64from64rr VR64:$src)>;
def : Pat<(i64 (bitconvert (v8i8 VR64:$src))),
(MMX_MOVD64from64rr VR64:$src)>;
// Move scalar to XMM zero-extended
// movd to XMM register zero-extends

26
test/CodeGen/X86/mmx-bitcast-to-i64.ll Normal file
View File

@ -0,0 +1,26 @@
; RUN: llvm-as < %s | llc -march=x86-64 | grep movd | count 4
define i64 @foo(<1 x i64>* %p) {
%t = load <1 x i64>* %p
%u = add <1 x i64> %t, %t
%s = bitcast <1 x i64> %u to i64
ret i64 %s
}
define i64 @goo(<2 x i32>* %p) {
%t = load <2 x i32>* %p
%u = add <2 x i32> %t, %t
%s = bitcast <2 x i32> %u to i64
ret i64 %s
}
define i64 @hoo(<4 x i16>* %p) {
%t = load <4 x i16>* %p
%u = add <4 x i16> %t, %t
%s = bitcast <4 x i16> %u to i64
ret i64 %s
}
define i64 @ioo(<8 x i8>* %p) {
%t = load <8 x i8>* %p
%u = add <8 x i8> %t, %t
%s = bitcast <8 x i8> %u to i64
ret i64 %s
}