RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2024-12-26 14:15:53 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

R600: Remove unused function

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@213472 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Matt Arsenault 2014-07-20 06:31:06 +00:00
parent eb957bfe32
commit af1797fd03
4 changed files with 1 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
lib/Target/R600/AMDGPUInstrInfo.h
View File

@ -144,7 +144,6 @@ public:
// Pure virtual funtions to be implemented by sub-classes. // Pure virtual funtions to be implemented by sub-classes.
//===---------------------------------------------------------------------===// //===---------------------------------------------------------------------===//
virtual unsigned getIEQOpcode() const = 0;
virtual bool isMov(unsigned opcode) const = 0; virtual bool isMov(unsigned opcode) const = 0;
/// \brief Calculate the "Indirect Address" for the given \p RegIndex and /// \brief Calculate the "Indirect Address" for the given \p RegIndex and

6
lib/Target/R600/R600InstrInfo.cpp
View File

@ -92,10 +92,6 @@ bool R600InstrInfo::isLegalToSplitMBBAt(MachineBasicBlock &MBB,
return true; return true;
} }
unsigned R600InstrInfo::getIEQOpcode() const {
return AMDGPU::SETE_INT;
}
bool R600InstrInfo::isMov(unsigned Opcode) const { bool R600InstrInfo::isMov(unsigned Opcode) const {
@ -323,7 +319,7 @@ R600InstrInfo::getSrcs(MachineInstr *MI) const {
Result.push_back(std::pair<MachineOperand *, int64_t>(&MO, Sel)); Result.push_back(std::pair<MachineOperand *, int64_t>(&MO, Sel));
continue; continue;
} }
} }
return Result; return Result;
} }

1
lib/Target/R600/R600InstrInfo.h
View File

@ -152,7 +152,6 @@ namespace llvm {
/// instruction slots within an instruction group. /// instruction slots within an instruction group.
bool isVector(const MachineInstr &MI) const; bool isVector(const MachineInstr &MI) const;
unsigned getIEQOpcode() const override;
bool isMov(unsigned Opcode) const override; bool isMov(unsigned Opcode) const override;
DFAPacketizer *CreateTargetScheduleState(const TargetMachine *TM, DFAPacketizer *CreateTargetScheduleState(const TargetMachine *TM,

4
lib/Target/R600/SIInstrInfo.h
View File

@ -89,10 +89,6 @@ public:
bool isTriviallyReMaterializable(const MachineInstr *MI, bool isTriviallyReMaterializable(const MachineInstr *MI,
AliasAnalysis *AA = nullptr) const; AliasAnalysis *AA = nullptr) const;
unsigned getIEQOpcode() const override {
llvm_unreachable("Unimplemented");
}
MachineInstr *buildMovInstr(MachineBasicBlock *MBB, MachineInstr *buildMovInstr(MachineBasicBlock *MBB,
MachineBasicBlock::iterator I, MachineBasicBlock::iterator I,
unsigned DstReg, unsigned SrcReg) const override; unsigned DstReg, unsigned SrcReg) const override;