RPCS3/llvm
1
0
Fork 0
mirror of https://github.com/RPCS3/llvm.git synced 2025-04-13 03:21:07 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

Make PrintReg constructor explicit to prevent weird implicit conversions from accidentally being triggered.

Browse Source 
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@168686 91177308-0d34-0410-b5e6-96231b3b80d8
This commit is contained in:
Craig Topper 2012-11-27 08:14:24 +00:00
parent 1c689f7a40
commit af87dae12c
2 changed files with 2 additions and 43 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
include/llvm/Target/TargetRegisterInfo.h
View File

@ -876,7 +876,8 @@ class PrintReg {
unsigned Reg; unsigned Reg;
unsigned SubIdx; unsigned SubIdx;
public: public:
PrintReg(unsigned reg, const TargetRegisterInfo *tri = 0, unsigned subidx = 0) explicit PrintReg(unsigned reg, const TargetRegisterInfo *tri = 0,
unsigned subidx = 0)
: TRI(tri), Reg(reg), SubIdx(subidx) {} : TRI(tri), Reg(reg), SubIdx(subidx) {}
void print(raw_ostream&) const; void print(raw_ostream&) const;
}; };

42
test/CodeGen/X86/sse2-blend.ll
View File

@ -1,47 +1,5 @@
; RUN: llc < %s -march=x86 -mcpu=yonah -mattr=+sse2,-sse41 | FileCheck %s ; RUN: llc < %s -march=x86 -mcpu=yonah -mattr=+sse2,-sse41 | FileCheck %s
; CHECK: vsel_float
; CHECK: pandn
; CHECK: pand
; CHECK: por
; CHECK: ret
define void@vsel_float(<4 x float>* %v1, <4 x float>* %v2) {
%A = load <4 x float>* %v1
%B = load <4 x float>* %v2
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x float> %A, <4 x float> %B
store <4 x float > %vsel, <4 x float>* %v1
ret void
}
; CHECK: vsel_i32
; CHECK: pandn
; CHECK: pand
; CHECK: por
; CHECK: ret
define void@vsel_i32(<4 x i32>* %v1, <4 x i32>* %v2) {
%A = load <4 x i32>* %v1
%B = load <4 x i32>* %v2
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x i32> %A, <4 x i32> %B
store <4 x i32 > %vsel, <4 x i32>* %v1
ret void
}
; Without forcing instructions, fall back to the preferred PS domain.
; CHECK: vsel_i64
; CHECK: xorps
; CHECK: andps
; CHECK: andnps
; CHECK: orps
; CHECK: ret
define void@vsel_i64(<4 x i64>* %v1, <4 x i64>* %v2) {
%A = load <4 x i64>* %v1
%B = load <4 x i64>* %v2
%vsel = select <4 x i1> <i1 true, i1 false, i1 false, i1 false>, <4 x i64> %A, <4 x i64> %B
store <4 x i64 > %vsel, <4 x i64>* %v1
ret void
}
; Without forcing instructions, fall back to the preferred PS domain. ; Without forcing instructions, fall back to the preferred PS domain.
; CHECK: vsel_double ; CHECK: vsel_double
; CHECK: xorps ; CHECK: xorps